
PPC460EX

Interface Guide

Application Note

This document lists the PPC460EX signals by interface and identifies register settings needed to configure shared signals. It is intended to complement the alphabetical signal listing in the data sheet and the register descriptions in the user's manual.

Shared I/O

The PPC460EX has several I/O which are shared between internal controllers and require configuration by initialization software to enable. The matrix in *Figure 1* identifies the interfaces affected by shared I/O. Intersecting rows and columns with shaded cells indicate two interfaces with common I/O. Depending on the interfaces, the shared I/O can either restrict the function of the interfaces if both possible signal functions are needed or eliminate the possibility of using one of the interfaces. To resolve the effect of shared I/O on a particular interface review the signals for each interface.

In addition to the shared interfaces in *Figure 1*, many signals are also shared internally with GPIO. Signals shared with GPIO are by default configured as GPIO receivers after reset. Software must configure GPIO registers to select the desired function of shared GPIO signals. The GPIO register configurations are included in this document. See *Table 16* and *Table 17* for a list of GPIO signals.

GPIO register bit fields are identified by square brackets. For example, bit field 20:21 of GPIO0_ISR2H is documented as GPIO0_ISR2H[20:21].

Figure 1. Shared I/O Matrix

	DMA Channel0	DMA Channel1	DMA Channel2	DMA Channel3	EBC PerAddr05:07	EBC PerCS0:5	EBC PerPar0:3	NAND NFC0:3	IRQ04:15	IIC1	PCIE0 (1 lane)	SATA	SPI	UART0 8-pin	UART0 4-pin	UART1 4-pin	UART1 2-pin	UART2 2-pin	UART3 2-pin	
DMA Channel0				■																
DMA Channel1							■													
DMA Channel2								■												
DMA Channel3									■						■					■
PerAddr05:07	■																			
EBC PerCS0:5		■																		
EBC PerPar0:3			■	■																
NAND NFC0:3					■															
IRQ04:15	■	■	■	■	■	■	■	■	■					■		■	■			
IIC1													■							
PCIE0 (1 lane)												■								
SATA												■								
SPI									■											
UART0 8-pin			■											■	■	■	■	■	■	■
UART0 4-pin			■											■						■
UART1 4-pin														■		■	■			
UART1 2-pin														■				■		
UART2 2-pin														■		■				
UART3 2-pin			■											■	■					

Ethernet

The PPC460EX supports three types of Ethernet interfaces (SGMII, GMII, MII and RGMII). Table 1 lists the Ethernet interface combinations supported by EMAC0 and EMAC1. *Table 2 - Table 4* describe how to configure each Ethernet interface. See *Table 12 - Table 15* for the Ethernet signals.

Table 1. Shared Ethernet Interfaces

Configuration	EMAC0 (QoS, TAH)*	EMAC1 (QoS, TAH)*
1	RGMII0	RGMII1
2	RGMII0	SGMII1
3	GMII0 or MII0	SGMII1
4	SGMII0	SGMII1

*EMAC0 and EMAC1 have QoS and TAH support.

QoS - Quality of Service

TAH - TCP/IP Accelerator Hardware

Note: TAH logic is selected by:

SDR0_ETH_CFG[TAHOE0_BYPASS]

SDR0_ETH_CFG[TAHOE1_BYPASS]

Table 2. MII/GMII Configuration

MII/ GMII Interface	Configuration
MII0	<p>MII through the ZMII bridge: EMAC0<->ZMII Bridge 0 <->MII0</p> <p>When using the ZMII bridge, GMCRfClk is not required.</p> <p>SDR0_ETH_CFG[SGMII0_LPBK]=0 SDR0_ETH_CFG[SGMII0_ENABLE]=0 SDR0_ETH_CFG[ZMIM]=0b00 SDR0_ETH_CFG[GMC0BS]=1 ZMII0_FER[MII0]=1 EMAC0_MR1[MF]=0b00 for 10Mbit EMAC0_MR1[MF]=0b01 for 100Mbit</p>

Table 2. MII/GMII Configuration

MII/ GMII Interface	Configuration
GMII0/MII0	<p>GMII/MII through the RGMII bridge: EMAC0<->RGMII Bridge 0 <->GMII0/MII0</p> <p>GMCClk is required.</p> <p>SDR0_ETH_CFG[SGMII0_LPBK]=0 SDR0_ETH_CFG[SGMII0_ENABLE]=0 SDR0_ETH_CFG[GMC0BS]=0 RGMII0_FER[CH0CFG]=0b111 RGMII0_FER[CH1CFG]=0b011 EMAC0_MR1[MF]=0b00 for 10Mbit EMAC0_MR1[MF]=0b01 for 100Mbit EMAC0_MR1[MF]=0b10 for 1000Mbit RGMII0_SSR[SP0] ignored</p>

Table 3. RGMII Configuration

RGMII Interface	Configuration
RGMII0	<p>EMAC0<->RGMII Bridge 0<->RGMII0</p> <p>SDR0_ETH_CFG[SGMII0_LPBK]=0 SDR0_ETH_CFG[SGMII0_ENABLE]=0 SDR0_ETH_CFG[GMC0BS]=0 RGMII0_FER[CH0CFG]=0b101 RGMII0_FER[CH1CFG]=0b101 Set EMAC0_MR1[MF]=0b10 for RGMII. Enables GMII between the EMAC and RGMII bridge. Set RGMII0_SSR[SP0] for line speed.</p>
RGMII1	<p>EMAC1<->RGMII Bridge 0<->RGMII1</p> <p>SDR0_ETH_CFG[SGMII1_LPBK]=0 SDR0_ETH_CFG[SGMII1_ENABLE]=0 SDR0_ETH_CFG[GMC0BS]=0 RGMII0_FER[CH0CFG]=0b101 RGMII0_FER[CH1CFG]=0b101 Set EMAC1_MR1[MF]=0b10 for RGMII. Enables GMII between the EMAC and RGMII bridge. Set RGMII0_SSR[SP1] for line speed.</p>

Table 4. SGMII Configuration

SGMII Interface	Configuration
SGMII0	EMAC0<->GPSC0 <->SGMII SerDes 0 SDR0_ETH_CFG[SGMII0_LPBK]=0 SDR0_ETH_CFG[SGMII0_ENABLE]=1 Set EMAC0_MR1[MF]=0b11. Enables TBI between the EMAC and internal SGMII SerDes.
SGMII1	EMAC1<->GPSC1 <->SGMII SerDes 1 SDR0_ETH_CFG[SGMII1_LPBK]=0 SDR0_ETH_CFG[SGMII1_ENABLE]=1 Set EMAC1_MR1[MF]=0b11. Enables TBI between the EMAC and internal SGMII SerDes.

EMAC Gigabit mode Physical Coding Sublayer (GPSC) registers must be configured when using SGMII mode. The internal communication between the EMAC and SGMII SerDes is ten bit mode (TBI).

UART

The PPC460EX has four UART controllers with 8 shared pins. *Table 5* lists the UART interface combinations supported using these shared pins. *Table 6* describes how to configure each UART interface. See *Table 28 - 32* for the UART signals.

Table 5. Shared UART Interfaces

Configuration	UART0	UART1	UART2	UART3
1	8-pin			
2	4-pin	4-pin		
3	4-pin	2-pin	2-pin	
4	2-pin	2-pin	2-pin	2-pin

Table 6. UART Interface Configuration

Configuration	Configuration
1	Configuration for UART0 8-pin mode: Set SDR0_PFC1[U0IM]=0 for UART0 in 8 bit mode. Set UART0_MCR[AFC]=1 to enable flow control. Configure GPIO controller. See Table 28.
2	Configuration for UART0 4-pin mode and UART1 4-pin mode: Set SDR0_PFC1[U0IM]=1 Set SDR0_PFC1[U0ME]=1 Set SDR0_PFC1[U1ME]=1 Set UART0_MCR[AFC]=1 to enable flow control. Set UART1_MCR[AFC]=1 to enable flow control. Configure GPIO controller. See Table 29.
3	Configuration for UART0 4-pin mode, UART1 2-pin mode and UART2 2-pin mode: Set SDR0_PFC1[U0IM]=1 SDR0_PFC1[U0ME]=1 Set UART0_MCR[AFC]=1 to enable flow control. Set UART1_MCR[AFC]=0 to disable flow control. Set UART2_MCR[AFC]=0 to disable flow control. Configure GPIO controller. See Table 30.
4	Configuration for UART0 2-pin mode, UART1 2-pin mode, UART2 2-pin mode and UART3 2-pin mode: Set UART0_MCR[AFC]=0 to disable flow control. Set UART1_MCR[AFC]=0 to disable flow control. Set UART2_MCR[AFC]=0 to disable flow control. Set UART3_MCR[AFC]=0 to disable flow control. Configure GPIO controller. See Table 31.

Signal List

Table 7 through Table 34 list the signals by interface. Where I/O are shared, register configurations are included in the configuration column. Configurations that affect the entire interface are listed as table footnotes.

Table 7. DDR Interface

PPC460EX Signals	Ball	DDR	I/O	Configuration
MemData00	P30	MemData00	I/O	MemData00 -MSb MemData63 - LSb Connect MemData00:31 for a 32-bit interface. Connect MemData00:63 for a 64-bit interface. Unused signals do not require termination.
MemData01	N34	MemData01		
MemData02	R32	MemData02		
MemData03	R30	MemData03		
MemData04	N33	MemData04		
MemData05	N32	MemData05		
MemData06	P34	MemData06		
MemData07	R31	MemData07		
MemData08	R34	MemData08		
MemData09	T34	MemData09		
MemData10	V34	MemData10		
MemData11	T32	MemData11		
MemData12	R33	MemData12		
MemData13	T31	MemData13		
MemData14	U33	MemData14		
MemData15	U34	MemData15		
MemData16	V32	MemData16		
MemData17	V31	MemData17		
MemData18	Y32	MemData18		
MemData19	W30	MemData19		
MemData20	V33	MemData20		
MemData21	W34	MemData21		
MemData22	Y34	MemData22		
MemData23	Y33	MemData23		
MemData24	AA33	MemData24		
MemData25	AA32	MemData25		
MemData26	AB31	MemData26		
MemData27	Y30	MemData27		
MemData28	AA34	MemData28		
MemData29	Y31	MemData29		
MemData30	AB33	MemData30		
MemData31	AB32	MemData31		

Table 7. DDR Interface

PPC460EX Signals	Ball	DDR	I/O	Configuration
MemData32	AM26	MemData32	I/O	Unused signals do not require termination.
MemData33	AP26	MemData33		
MemData34	AK21	MemData34		
MemData35	AN24	MemData35		
MemData36	AL26	MemData36		
MemData37	AK26	MemData37		
MemData38	AL24	MemData38		
MemData39	AM24	MemData39		
MemData40	AL23	MemData40		
MemData41	AM23	MemData41		
MemData42	AM21	MemData42		
MemData43	AN21	MemData43		
MemData44	AK23	MemData44		
MemData45	AP24	MemData45		
MemData46	AP22	MemData46		
MemData47	AL21	MemData47		
MemData48	AL20	MemData48		
MemData49	AM20	MemData49		
MemData50	AL18	MemData50		
MemData51	AM18	MemData51		
MemData52	AK20	MemData52		
MemData53	AP21	MemData53		
MemData54	AP20	MemData54		
MemData55	AP19	MemData55		
MemData56	AP18	MemData56		
MemData57	AN17	MemData57		
MemData58	AL16	MemData58		
MemData59	AP15	MemData59		
MemData60	AK18	MemData60		
MemData61	AN18	MemData61		
MemData62	AM16	MemData62		
MemData63	AK16	MemData63		
MemAddr00	AK34	MemAddr00		
MemAddr01	AJ33	MemAddr01		
MemAddr02	AJ32	MemAddr02		
MemAddr03	AJ34	MemAddr03		
MemAddr04	AH30	MemAddr04		
MemAddr05	AH31	MemAddr05		
MemAddr06	AH32	MemAddr06		
MemAddr07	AG31	MemAddr07		
MemAddr08	AH34	MemAddr08		
MemAddr09	AG32	MemAddr09		
MemAddr10	AG33	MemAddr10		
MemAddr11	AF31	MemAddr11		
MemAddr12	AG34	MemAddr12		
MemAddr13	AC29	MemAddr13		
MemAddr14	AF32	MemAddr14		

Application Note

Table 7. DDR Interface

PPC460EX Signals	Ball	DDR	I/O	Configuration
ECC0 ECC1 ECC2 ECC3 ECC4 ECC5 ECC6 ECC7	AC31 AC30 AE32 AE34 AC34 AC32 AD31 AD30	ECC0 ECC1 ECC2 ECC3 ECC4 ECC5 ECC6 ECC7	I/O	ECC0 - MSb ECC7 - LSb Connect ECC0:7 for a 32-bit or 64-bit interface. ECC memory must support the same address mode as the data memory. If unsure about the address mode, use the same memory type for ECC and data. Unused signals do not require termination.
DQS0 DQS1 DQS2 DQS3 DQS4 DQS5 DQS6 DQS7 DQS8	P33 U32 W31 AA30 AP25 AN22 AM19 AK17 AD32	DQS0 DQS1 DQS2 DQS3 DQS4 DQS5 DQS6 DQS7 DQS8	I/O	DQS0/ $\overline{DQS0}$ - Strobe for MemData00:07 DQS1/ $\overline{DQS1}$ - Strobe for MemData08:15 DQS2/ $\overline{DQS2}$ - Strobe for MemData16:23 DQS3/ $\overline{DQS3}$ - Strobe for MemData24:31 DQS4/ $\overline{DQS4}$ - Strobe for MemData32:39 DQS5/ $\overline{DQS5}$ - Strobe for MemData40:47 DQS6/ $\overline{DQS6}$ - Strobe for MemData48:55 DQS7/ $\overline{DQS7}$ - Strobe for MemData56:63 DQS8/ $\overline{DQS8}$ - Strobe for ECC0:7
$\overline{DQS0}$ $\overline{DQS1}$ $\overline{DQS2}$ $\overline{DQS3}$ $\overline{DQS4}$ $\overline{DQS5}$ $\overline{DQS6}$ $\overline{DQS7}$ $\overline{DQS8}$	P32 U31 W32 AA31 AN25 AM22 AL19 AL17 AD33	$\overline{DQS0}$ $\overline{DQS1}$ $\overline{DQS2}$ $\overline{DQS3}$ $\overline{DQS4}$ $\overline{DQS5}$ $\overline{DQS6}$ $\overline{DQS7}$ $\overline{DQS8}$	I/O	Unused signals do not require termination.
DM0 DM1 DM2 DM3 DM4 DM5 DM6 DM7 DM8	P31 U30 V30 AB34 AM25 AP23 AN20 AM17 AD34	DM0 DM1 DM2 DM3 DM4 DM5 DM6 DM7 DM8	I/O	DM0 - Mask for MemData00:07 DM1 - Mask for MemData08:15 DM2 - Mask for MemData16:23 DM3 - Mask for MemData24:31 DM4 - Mask for MemData32:39 DM5 - Mask for MemData40:47 DM6 - Mask for MemData48:55 DM7 - Mask for MemData56:63 DM8 - Mask for ECC0:7 Unused signals do not require termination.
BA0 BA1 BA2	AN32 AP31 AM31	BA0 BA1 BA2	O	
MemDCFdbkD	AM33	MemDCFdbkD	O	Connect feedback MemDCFdbkD directly to MemDCFdbkR. The shortest trace should be used.
MemDCFdbkR	AM34	MemDCFdbkR	I	

Application Note

Table 7. DDR Interface

PPC460EX Signals	Ball	DDR	I/O	Configuration
MemODT0 MemODT1 MemODT2 MemODT3	AP28 AM27 AM28 AL27	MemODT0 MemODT1 MemODT2 MemODT3	O	Only used for DDR2. MemODT0 - ODT for Rank 0 MemODT1 - ODT for Rank 1 MemODT2 - ODT for Rank 2 MemODT3 - ODT for Rank 3 Unused signals do not require termination.
ClkEn0 ClkEn1 ClkEn2 ClkEn3	AE29 AF34 AE33 AE31	ClkEn0 ClkEn1 ClkEn2 ClkEn3	O	ClkEn0 - clock enable for Rank 0 ClkEn1 - clock enable for Rank 1 ClkEn2 - clock enable for Rank 2 ClkEn3 - clock enable for Rank 3
<u>MemClkOut0</u> <u>MemClkOut0</u>	AP27 AN27	<u>MemClkOut0</u> <u>MemClkOut0</u>	O	Duplicate output clocks.
<u>MemClkOut1</u> <u>MemClkOut1</u>	AK31 AK32	<u>MemClkOut1</u> <u>MemClkOut1</u>	O	
<u>BankSel0</u> <u>BankSel1</u> <u>BankSel2</u> <u>BankSel3</u>	AL28 AP29 AM29 AN29	<u>BankSel0</u> <u>BankSel1</u> <u>BankSel2</u> <u>BankSel3</u>	O	<u>BankSel0</u> - Chip select for Rank 0 <u>BankSel1</u> - Chip select for Rank 1 <u>BankSel2</u> - Chip select for Rank 2 <u>BankSel3</u> - Chip select for Rank 3
<u>RAS</u>	AP30	<u>RAS</u>	O	
<u>CAS</u>	AL29	<u>CAS</u>	O	
<u>WE</u>	AP32	<u>WE</u>	O	
MemVRef1A MemVRef1B MemVRef2A MemVRef2B	AJ19 AB29 AJ22 T29	MemVRef1A MemVRef1B MemVRef2A MemVRef2B	na	Duplicate reference voltage analog inputs. Connect to the same reference.

Table 8. Debug - Instruction Trace Interface

PPC460EX Signals	Ball	Trace	I/O	Configuration
TrcClk	M29	TrcClk	O	Output clock frequency: CPU Clk/4
[TrcBS0]GPIO49	H33	TrcBS0/	O	SDR0_PFC0[DBG]=1 CCR0[DTB]=0
[TrcBS1]GPIO50	J34	TrcBS1/TrcBR1	O	
[TrcBS2]GPIO51	H34	TrcBS2/TrcBR1	O	
[TrcES0]GPIO52	L30	TrcES0TrcBR1	O	
[TrcES1]GPIO53	L31	TrcES1	O	
[TrcES2]GPIO54	K33	TrcES2	O	
[TrcES3]GPIO55	L32	TrcES3	O	
[TrcES4]GPIO56	K34	TrcES4	O	
[TrcTS0]GPIO57	L33	TrcTS0	O	
[TrcTS1]GPIO58	N29	TrcTS1	O	
[TrcTS2]GPIO59	M31	TrcTS2	O	
[TrcTS3]GPIO60	L34	TrcTS3	O	
[TrcTS4]GPIO61	M32	TrcTS4	O	
[TrcTS5]GPIO62	M34	TrcTS5	O	
[TrcTS6]GPIO63	N31	TrcTS6	O	

Table 9. Debug - JTAG Interface

PPC460EX Signals	Ball	JTAG	I/O	Configuration
TCK	J29	TCK	I	Pull-up required
TDI	F34	TDI	I	Has internal pull-up.
TDO	F33	TDO	O	
TMS	G32	TMS	I	Has internal pull-up.
$\overline{\text{TRST}}$	H29	$\overline{\text{TRST}}$	I	Has internal pull-up. Must be driven low during a power-on reset.
$\overline{\text{HALT}}$	H32	$\overline{\text{HALT}}$	I	Has internal pull-up.

Application Note

Table 10. DMA Controller (DMA2P40) Interface

PPC460EX Signals	Ball	DMA2P40	I/O	Configuration
<i>DMA Channel 0</i>				
[DMAAck0]GPIO47[PerAddr06][IRQ14]	C31	DMAAck0	O	GPIO1_OSRL[30:31]=0b10 GPIO1_TSRL[30:31]=0b10
[DMAReq0]GPIO46[PerAddr05][IRQ13]	B32	DMAReq0	I	GPIO1_TSRL[28:29]=0b10 GPIO1_ISR2L[28:29]=0b01
[EOT0/TC0]GPIO48[PerAddr07][IRQ15]	D30	EOT0/TC0	I/O	GPIO1_OSRL[0:1]=0b10 GPIO1_TSRH[0:1]=0b10 GPIO1_ISR2H[0:1]=0b01 To enable EOT, set DMA2P40_CR0[ETD]=0. EOT is an input. To enable TC, set DMA2P40_CR0[ETD]=1. TC is an output.
<i>DMA Channel 1</i>				
[DMAAck1]GPIO44[PerCS4][IRQ11]	E21	DMAAck1	O	GPIO1_OSRL[24:25]=0b10 GPIO1_TSRL[24:25]=0b10
[DMAReq1]GPIO43[PerCS3][NFCE3][IRQ10]	A22	DMAReq1	I	GPIO1_TSRL[22:23]=0b10 GPIO1_ISR2L[22:23]=0b01
[EOT1/TC1]GPIO45[PerCS5][IRQ12]	D21	EOT1/TC1	I/O	GPIO1_OSRL[26:27]=0b10 GPIO1_TSRL[26:27]=0b10 GPIO1_ISR1L[26:27]=0b01 To enable EOT, set DMA2P40_CR1[ETD]=0. EOT is an input. To enable TC, set DMA2P40_CR1[ETD]=1. TC is an output.
<i>DMA Channel 2</i>				
[DMAAck2]GPIO31[PerPar1][IRQ8]	A16	DMAAck2	O	GPIO0_OSRL[30:31]=0b10 GPIO0_TSRH[30:31]=0b10
[DMAReq2]GPIO30[PerPar0][IRQ7]	A20	DMAReq2	I	GPIO0_TSRH[28:29]=0b10 GPIO0_ISR2H[28:29]=0b01
[EOT2/TC2]GPIO32[PerPar2][IRQ9]	A14	EOT2/TC2	I/O	GPIO1_OSRL[0:1]=0b10 GPIO1_TSRL[0:1]=0b10 GPIO1_ISR2L[0:1]=0b01 To enable EOT, set DMA2P40_CR2[ETD]=0. EOT is an input. To enable TC, set DMA2P40_CR2[ETD]=1. TC is an output.
<i>DMA Channel 3</i>				
[DMAAck3]GPIO36[UART0CTS][UART3Rx]	E31	DMAAck3	O	GPIO1_OSRL[8:9]=0b10 GPIO1_TSRL[8:9]=0b10

Table 10. DMA Controller (DMA2P40) Interface

PPC460EX Signals	Ball	DMA2P40	I/O	Configuration
[DMAReq3]GPIO33[PerPar3][IRQ4]	F13	DMAReq3	I	GPIO1_TSRL[2:3]=0b10 GPIO1_ISR2L[2:3]=0b01
[EOT3/TC3]GPIO37[UART0RTS][UART3Tx]	D33	EOT3/TC3	I/O	GPIO1_OSRL[10:11]=0b10 GPIO1_TSRL[10:11]=0b10 GPIO1_ISR2L[10:11]=0b01 To enable EOT, set DMA2P40_CR3[ETD]=0. EOT is an input. To enable TC, set DMA2P40_CR3[ETD]=1. TC is an output.

Note: See errata before using DMA Interface.

Table 11. EBC Interface

PPC460EX Signals	Ball	EBC0	I/O	Configuration
[PerAddr05]GPIO46[DMAReq0][IRQ13]	B32	PerAddr05	O	GPIO1_OSRL[28:29]=0b01 GPIO1_TSRL[28:29]=0b01 A pull-up is required when connected to the boot rom.
[PerAddr06]GPIO47[DMAAck0][IRQ14]	C31	PerAddr06	O	GPIO1_OSRL[30:31]=0b01 GPIO1_TSRL[30:31]=0b01 A pull-up is required when connected to the boot rom.
[PerAddr07]GPIO48[EOT0/TC0][IRQ15]	D30	PerAddr07	O	GPIO1_OSRL[0:1]=0b01 GPIO1_TSRH[0:1]=0b01 A pull-up is required when connected to the boot rom.

Table 11. EBC Interface

PPC460EX Signals	Ball	EBC0	I/O	Configuration
PerAddr08 PerAddr09 PerAddr10 PerAddr11 PerAddr12 PerAddr13 PerAddr14 PerAddr15 PerAddr16 PerAddr17 PerAddr18 PerAddr19 PerAddr20 PerAddr21 PerAddr22 PerAddr23 PerAddr24 PerAddr25 PerAddr26 PerAddr27 PerAddr28 PerAddr29 PerAddr30 PerAddr31	A32 E29 C30 B31 A30 A31 D29 C29 A29 D28 C28 B29 C27 A28 D26 F27 B27 D27 A27 C26 A26 C25 B25 D24	PerAddr08 PerAddr09 PerAddr10 PerAddr11 PerAddr12 PerAddr13 PerAddr14 PerAddr15 PerAddr16 PerAddr17 PerAddr18 PerAddr19 PerAddr20 PerAddr21 PerAddr22 PerAddr23 PerAddr24 PerAddr25 PerAddr26 PerAddr27 PerAddr28 PerAddr29 PerAddr30 PerAddr31	O	PerAddr05 - MSb PerAddr31 - LSb
$\overline{\text{PerBLast}}$	F25	$\overline{\text{PerBLast}}$	O	
PerClk	F23	PerClk	O	
$\overline{\text{PerCS0}}[\overline{\text{NFCE0}}]$	E24	$\overline{\text{PerCS0}}$	O	SDR0_CUST0[NCG0]=0 Use $\overline{\text{PerCS0}}$ when booting from NOR flash.
$\overline{[\text{PerCS1}]\text{GPIO41}[\overline{\text{NFCE1}}]}$	B22	$\overline{\text{PerCS1}}$	O	SDR0_CUST0[NCG1]=0 GPIO1_OSRL[18:19]=0b01 GPIO1_TSRL[18:19]=0b01 Pull up required when used as a chip select.
$\overline{[\text{PerCS2}]\text{GPIO42}[\overline{\text{NFCE2}}]}$	D25	$\overline{\text{PerCS2}}$	O	SDR0_CUST0[NCG2]=0 GPIO1_OSRL[20:21]=0b01 GPIO1_TSRL[20:21]=0b01 Pull up required when used as a chip select.
$\overline{[\text{PerCS3}]\text{GPIO43}[\overline{\text{NFCE3}}][\text{DMAReq1}][\text{IRQ10}]}$	A22	$\overline{\text{PerCS3}}$	O	SDR0_CUST0[NCG3]=0 GPIO1_OSRL[22:23]=0b01 GPIO1_TSRL[22:23]=0b01 Pull up required when used as a chip select.
$\overline{[\text{PerCS4}]\text{GPIO44}[\text{DMAAck1}][\text{IRQ11}]}$	E21	$\overline{\text{PerCS4}}$	O	GPIO1_OSRL[24:25]=0b01 GPIO1_TSRL[24:25]=0b01 Pull up required when used as a chip select.

Application Note

Table 11. EBC Interface

PPC460EX Signals	Ball	EBC0	I/O	Configuration
$\overline{\text{PerCS5}}$ GPIO45[EOT1/TC1][IRQ12]	D21	$\overline{\text{PerCS5}}$	O	GPIO1_OSRL[26:27]=0b01 GPIO1_TSRL[26:27]=0b01 Pull up required when used as a chip select.
PerData00 PerData01 PerData02 PerData03 PerData04 PerData05 PerData06 PerData07 PerData08 PerData09 PerData10 PerData11 PerData12 PerData13 PerData14 PerData15 PerData16 PerData17 PerData18 PerData19 PerData20 PerData21 PerData22 PerData23 PerData24 PerData25 PerData26 PerData27 PerData28 PerData29 PerData30 PerData31	C21 B21 A21 E20 D20 C20 D18 B20 E19 D19 E18 C19 A19 C18 B18 A18 D17 B17 A15 B15 E15 C15 D16 D15 E16 C14 E14 D14 B14 A13 B13 C13	PerData00 PerData01 PerData02 PerData03 PerData04 PerData05 PerData06 PerData07 PerData08 PerData09 PerData10 PerData11 PerData12 PerData13 PerData14 PerData15 PerData16 PerData17 PerData18 PerData19 PerData20 PerData21 PerData22 PerData23 PerData24 PerData25 PerData26 PerData27 PerData28 PerData29 PerData30 PerData31	I/O	PerData00 - MSb PerData31 - LSb The EBC and NDFC share the PerData signals. The function on these signals depends on which controller controls the interface. <ul style="list-style-type: none"> Connect PerData00:07 to 8 bit devices. PerData00 is the MSb and PerData07 is the LSb. PerData00 should be connected to boot rom data pin 7 and PerData 07 should be connected to boot rom data pin 0. Connect PerData00:15 to 16 bit devices. PerData00 is the MSb and PerData15 is the LSb. PerData00 should be connected to boot rom data pin 15 and PerData 15 should be connected to boot rom data pin 0. Connect PerData00:31 to 32 bit devices. PerData00 is the MSb and PerData31 is the LSb. 8-bit,16-bit and 32-bit boot devices are supported.
[PerPar0]GPIO30[DMAReq2][IRQ7]	A20	PerPar0	I/O	GPIO0_OSRL[28:29]=0b01 GPIO0_TSRL[28:29]=0b01 GPIO0_ISR1H[28:29]=0b01
[PerPar1]GPIO31[DMAAck2][IRQ8]	A16	PerPar1	I/O	GPIO0_OSRL[30:31]=0b01 GPIO0_TSRL[30:31]=0b01 GPIO0_ISR1H[30:31]=0b01
[PerPar2]GPIO32[EOT2/TC2][IRQ9]	A14	PerPar2	I/O	GPIO1_OSRL[0:1]=0b01 GPIO1_TSRL[0:1]=0b01 GPIO1_ISR1L[0:1]=0b01
[PerPar3]GPIO33[DMAReq3][IRQ4]	F13	PerPar3	I/O	GPIO1_OSRL[2:3]=0b01 GPIO1_TSRL[2:3]=0b01 GPIO1_ISR1L[2:3]=0b01
PerErr	D13	PerErr	I	A pull down is required
$\overline{\text{PerOE}}$	E26	$\overline{\text{PerOE}}$	O	

Application Note

Table 11. EBC Interface

PPC460EX Signals	Ball	EBC0	I/O	Configuration
PerReady	C17	PerReady	I	EBC0_BnAP[RE]=1 (Reset default: EBC0_BnAP[RE]=0)
PerR \overline{W}	D23	PerR \overline{W}	O	
PerWBE $\overline{0}$ PerWBE1 PerWBE2 PerWBE3	C23 A23 D22 C22	PerWBE $\overline{0}$ PerWBE1 PerWBE2 PerWBE3	O	
ExtReset	F22	ExtReset	O	If using ExtReset to reset the boot memory, ensure there is adequate setup time between ExReset and the first access. The first PerCS0 when booting occurs approximately 500ns after ExtReset deasserts (transitions from low to high).

Table 12. Ethernet - MII Signal Configuration

PPC460EX Signals	Ball	MII	I/O	Configuration
GMCMDClk	AJ03	GMCMDClk	O	SDR0_ETH_CFG[MDIO_SEL]=00 The MDIO interface must be accessed through the EMAC0_STACR register.
GMCMDIO	AK01	GMCMDIO	I/O	
GMCRefClk	AP09	GMCRefClk	I	125MHz reference clock only required when MII configured through the RGMII bridge. See Table 2.
GMC0CD, GMC1RxClk	AP05	GMC0CD	I	
GMC0CrS, GMC1TxClk	AL07	GMC0CrS	I	
GMC0RxCIk, GMC0RxClk	AM07	GMC0RxCIk	I	
GMC0RxD0, GMC1RxD0 GMC0RxD1, GMC1RxD1 GMC0RxD2, GMC1RxD2 GMC0RxD3, GMC1RxD3	AL09 AK09 AP08 AJ09	GMC0RxD0 GMC0RxD1 GMC0RxD2 GMC0RxD3	I	
GMC0RxDV, GMC0RxCtl	AL06	GMC0RxDV	I	
GMC0RxEr, GMC1RxCtl	AJ10	GMC0RxEr	I	
GMC0TxClk	AN04	GMC0TxClk	I	
GMC0TxD0, GMC1TxD0 GMC0TxD1, GMC1TxD1 GMC0TxD2, GMC1TxD2 GMC0TxD3, GMC1TxD3	AM02 AK04 AL02 AL01	GMC0TxD0 GMC0TxD1 GMC0TxD2 GMC0TxD3	O	
GMC0TxEn, GMC0TxCtl	AM05	GMC0TxEn	O	
GMC0TxEr, GMC1TxCtl	AJ08	GMC0TxEr	O	

Table 13. Ethernet - GMII Signal Configuration

PPC460EX Signals	Ball	GMII	I/O	Configuration
GMCMDClk	AJ03	GMCMDClk	O	SDR0_ETH_CFG[MDIO_SEL]=00 The MDIO interface must be accessed through the EMAC0_STACR register.
GMCMDIO	AK01	GMCMDIO	I/O	
GMCRefClk	AP09	GMCRefClk	I	125MHz reference clock
GMC0CD, GMC1RxClk	AP05	GMC0CD	I	
GMC0CrS, GMC1TxClk	AL07	GMC0CrS	I	
GMC0RxClk, GMC0RxClk	AM07	GMC0RxClk	I	
GMC0RxD0, GMC1RxD0 GMC0RxD1, GMC1RxD1 GMC0RxD2, GMC1RxD2 GMC0RxD3, GMC1RxD3 GMC0RxD4, GMC1RxD0 GMC0RxD5, GMC1RxD1 GMC0RxD6, GMC1RxD2 GMC0RxD7, GMC1RxD3	AL09 AK09 AP08 AJ09 AN08 AL08 AM08 AP07	GMC0RxD0 GMC0RxD1 GMC0RxD2 GMC0RxD3 GMC0RxD4 GMC0RxD5 GMC0RxD6 GMC0RxD7	I	
GMC0RxDV, GMC0RxCtl	AL06	GMC0RxDV	I	
GMC0RxEr, GMC1RxCtl	AJ10	GMC0RxEr	I	
GMC0GTxCIk, GMC0TxClk	AN06	GMC0GTxCIk	O	
GMC0TxClk	AN04	GMC0TxClk	I	
GMC0TxD0, GMC1TxD0 GMC0TxD1, GMC1TxD1 GMC0TxD2, GMC1TxD2 GMC0TxD3, GMC1TxD3 GMC0TxD4, GMC1TxD0 GMC0TxD5, GMC1TxD1 GMC0TxD6, GMC1TxD2 GMC0TxD7, GMC1TxD3	AM02 AK04 AL02 AL01 AK03 AM01 AH05 AL03	GMC0TxD0 GMC0TxD1 GMC0TxD2 GMC0TxD3 GMC0TxD4 GMC0TxD5 GMC0TxD6 GMC0TxD7	O	
GMC0TxEn, GMC0TxCtl	AM05	GMC0TxEn	O	
GMC0TxEr, GMC1TxCtl	AJ08	GMC0TxEr	O	

Application Note

Table 14. Ethernet - RGMII Signal Configuration

PPC460EX Signals	Ball	RGMII	I/O	Configuration
GMCMDClk	AJ03	GMCMDClk	O	SDR0_ETH_CFG[MDIO_SEL]=00 The MDIO interface must be accessed through the EMAC0_STACR register.
GMCMDIO	AK01	GMCMDIO	I/O	
GMCRefClk	AP09	GMCRefClk	I	125MHz reference clock for RGMII0 and RGMII1
<i>RGMII0</i>				
GMC0RxClk, GMC0RxClk	AM07	GMC0RxClk	I	GMC0RxClk required by EMAC0 and EMAC1. Without GMC0RxClk, EMAC0 (RGMII0) and EMAC1 (RGMII1) cannot reset. On systems only using RGMII1, connect the RxClk from the RGMII1 PHY to GMC0RxClk and GMC1RxClk. On systems with RGMII0 and RGMII1 PHY, care must be taken that the RGMII0 PHY does not go into a low power state removing GMC0RxClk.
GMC0RxDV, GMC0RxCtl	AL06	GMC0RxCtl	I	
GMC0RxD0, GMC0RxD0 GMC0RxD1, GMC0RxD1 GMC0RxD2, GMC0RxD2 GMC0RxD3, GMC0RxD3	AL09 AK09 AP08 AJ09	GMC0RxD0 GMC0RxD1 GMC0RxD2 GMC0RxD3	I	
GMC0GTxCik, GMC0TxClk	AN06	GMC0TxClk	O	
GMC0TxEn, GMC0TxCtl	AM05	GMC0TxCtl	O	
GMC0TxD0, GMC0TxD0 GMC0TxD1, GMC0TxD1 GMC0TxD2, GMC0TxD2 GMC0TxD3, GMC0TxD3	AM02 AK04 AL02 AL01	GMC0TxD0 GMC0TxD1 GMC0TxD2 GMC0TxD3	O	
<i>RGMII1</i>				
GMC0CD, GMC1RxClk	AP05	GMC1RxClk	I	GMC0RxClk is required to reset EMAC1. See configuration comments for RGMII0 GMC0RxClk.
GMC0RxEr, GMC1RxCtl	AJ10	GMC1RxCtl	I	
GMC0RxD4, GMC1RxD0 GMC0RxD5, GMC1RxD1 GMC0RxD6, GMC1RxD2 GMC0RxD7, GMC1RxD3	AN08 AL08 AM08 AP07	GMC1RxD0 GMC1RxD1 GMC1RxD2 GMC1RxD3	I	
GMC0CrS, GMC1TxClk	AL07	GMC1TxClk	O	
GMC0TxEr, GMC1TxCtl	AJ08	GMC1TxCtl	O	
GMC0TxD4, GMC1TxD0 GMC0TxD5, GMC1TxD1 GMC0TxD6, GMC1TxD2 GMC0TxD7, GMC1TxD3	AK03 AM01 AH05 AL03	GMC1TxD0 GMC1TxD1 GMC1TxD2 GMC1TxD3	O	

Application Note

Table 15. Ethernet - SGMII Signal Configuration

PPC460EX Signals	Ball	SGMII	I/O	Configuration
GMCMDCIk	AJ03	GMCMDCIk	O	SDR0_ETH_CFG[MDIO_SEL]=00 The MDIO interface must be accessed through the EMAC0_STACR register.
GMCMDIO	AK01	GMCMDIO	I/O	
GMCTRefCk	AP09	GMCTRefCk	I	GMCTRefCk is a single ended 125MHz reference clock required reference clock for SGMII0 and SGMII1.
SGMIITxCk	AJ12	SGMIITxCk	O	SGMII TxClk for SGMII0 and SGMII1. SGMII0TxClk/SGMII0TxClk is a 1.8V LVDS driver. A 100 ohm terminator required between the differential inputs of the far-end receiver.
$\overline{\text{SGMIITxCk}}$	AK12	$\overline{\text{SGMIITxCk}}$	O	
<i>SGMII0</i>				
SGMII0RxClk	AK15	SGMII0RxClk	I	The receiver clock, SGMII0RxClk, must be connected. Clock recovery from the SGMII0RxD/SGMII0RxD signals is not supported.
$\overline{\text{SGMII0RxClk}}$	AL 15	$\overline{\text{SGMII0RxClk}}$	I	
SGMII0RxD	AN14	SGMII0RxD	I	SGMII0RxD/ $\overline{\text{SGMII0RxD}}$ is an unbiased 1.8V LVDS receiver with 100 Ohm internal termination.
$\overline{\text{SGMII0RxD}}$	AP14	$\overline{\text{SGMII0RxD}}$	I	
SGMII0TxD	AM11	SGMII0TxD	O	SGMII0TxD/ $\overline{\text{SGMII0TxD}}$ is a 1.8V LVDS driver. A 100 ohm terminator required between the differential inputs of the far-end receiver.
$\overline{\text{SGMII0TxD}}$	AN11	$\overline{\text{SGMII0TxD}}$	O	
<i>SGMII1</i>				
SGMII1RxClk	AL14	SGMII1RxClk	I	The receiver clock, SGMII1RxClk, must be connected. Clock recovery from the SGMII1RxD/SGMII1RxD signals is not supported.
$\overline{\text{SGMII1RxClk}}$	AM14	$\overline{\text{SGMII1RxClk}}$	I	
SGMII1RxD	AN13	SGMII1RxD	I	SGMII1RxD/ $\overline{\text{SGMII1RxD}}$ is an unbiased 1.8V LVDS receiver with 100 Ohm internal termination.
$\overline{\text{SGMII1RxD}}$	AP13	$\overline{\text{SGMII1RxD}}$	I	
SGMII1TxD	AK11	SGMII1TxD	O	SGMII1TxD/ $\overline{\text{SGMII1TxD}}$ is a 1.8V LVDS driver. A 100 ohm terminator required between the differential inputs of the far-end receiver.
$\overline{\text{SGMII1TxD}}$	AL11	$\overline{\text{SGMII1TxD}}$	O	

Note: See errata before using SGMII.

Table 16. GPIO00-31

PPC460EX Signals	Ball	GPIO	I/O	Configuration
GPIO00[USB2HD0]	AG01	GPIO00	I/O	GPIO0_OSRL[0:1]=0b00 GPIO0_TSRL[0:1]=0b00 GPIO0_ODR[0]=0 To drive 0:GPIO0_OR[0]=0,GPIO0_TCR[0]=1 To drive 1:GPIO0_OR[0]=1,GPIO0_TCR[0]=1 To place in HighZ: GPIO0_TCR[0]=0 To receive: Read GPIO0_IR[0]
GPIO01[USB2HD1]	AD05	GPIO01	I/O	GPIO0_OSRL[2:3]=0b00 GPIO0_TSRL[2:3]=0b00 GPIO0_ODR[1]=0 To drive 0:GPIO0_OR[1]=0,GPIO0_TCR[1]=1 To drive 1:GPIO0_OR[1]=1,GPIO0_TCR[1]=1 To place in HighZ: GPIO0_TCR[1]=0 To receive: Read GPIO0_IR[1]
GPIO02[USB2HD2]	AE04	GPIO02	I/O	GPIO0_OSRL[4:5]=0b00 GPIO0_TSRL[4:5]=0b00 GPIO0_ODR[2]=0 To drive 0:GPIO0_OR[2]=0, GPIO0_TCR[2]=1 To drive 1:GPIO0_OR[2]=1, GPIO0_TCR[2]=1 To place in HighZ: GPIO0_TCR[2]=0 To receive: Read GPIO0_IR[2]
GPIO03[USB2HD3]	AF01	GPIO03	I/O	GPIO0_OSRL[6:7]=0b00 GPIO0_TSRL[6:7]=0b00 GPIO0_ODR[3]=0 To drive 0:GPIO0_OR[3]=0,GPIO0_TCR[3]=1 To drive 1:GPIO0_OR[3]=1,GPIO0_TCR[3]=1 To place in HighZ: GPIO0_TCR[3]=0 To receive: Read GPIO0_IR[3]
GPIO04[USB2HD4]	AE02	GPIO04	I/O	GPIO0_OSRL[8:9]=0b00 GPIO0_TSRL[8:9]=0b00 GPIO0_ODR[4]=0 To drive 0:GPIO0_OR[4]=0,GPIO0_TCR[4]=1 To drive 1:GPIO0_OR[4]=1,GPIO0_TCR[4]=1 To place in HighZ: GPIO0_TCR[4]=0 To receive: Read GPIO0_IR[4]
GPIO05[USB2HD5]	AE01	GPIO05	I/O	GPIO0_OSRL[10:11]=0b00 GPIO0_TSRL[10:11]=0b00 GPIO0_ODR[5]=0 To drive 0:GPIO0_OR[5]=0,GPIO0_TCR[5]=1 To drive 1:GPIO0_OR[5]=1,GPIO0_TCR[5]=1 To place in HighZ: GPIO0_TCR[5]=0 To receive: Read GPIO0_IR[5]
GPIO06[USB2HD6]	AB05	GPIO06	I/O	GPIO0_OSRL[12:13]=0b00 GPIO0_TSRL[12:13]=0b00 GPIO0_ODR[6]=0 To drive 0:GPIO0_OR[6]=0,GPIO0_TCR[6]=1 To drive 1:GPIO0_OR[6]=1,GPIO0_TCR[6]=1 To place in HighZ: GPIO0_TCR[6]=0 To receive: Read GPIO0_IR[6]

Application Note

Table 16. GPIO00-31

PPC460EX Signals	Ball	GPIO	I/O	Configuration
GPIO07[USB2HD7]	AD03	GPIO07	I/O	GPIO0_OSRL[14:15]=0b00 GPIO0_TSRL[14:15]=0b00 GPIO0_ODR[7]=0 To drive 0:GPIO0_OR[7]=0,GPIO0_TCR[7]=1 To drive 1:GPIO0_OR[7]=1,GPIO0_TCR[7]=1 To place in HighZ: GPIO0_TCR[7]=0 To receive: Read GPIO0_IR[7]
GPIO08[USB2DD0]	AH04	GPIO08	I/O	GPIO0_OSRL[16:17]=0b00 GPIO0_TSRL[16:17]=0b00 GPIO0_ODR[8]=0 To drive 0:GPIO0_OR[8]=0,GPIO0_TCR[8]=1 To drive 1:GPIO0_OR[8]=1,GPIO0_TCR[8]=1 To place in HighZ: GPIO0_TCR[8]=0 To receive: Read GPIO0_IR[8]
GPIO09[USB2DD1]	AJ05	GPIO09	I/O	GPIO0_OSRL[18:19]=0b00 GPIO0_TSRL[18:19]=0b00 GPIO0_ODR[9]=0 To drive 0:GPIO0_OR[9]=0,GPIO0_TCR[9]=1 To drive 1:GPIO0_OR[9]=1,GPIO0_TCR[9]=1 To place in HighZ: GPIO0_TCR[9]=0 To receive: Read GPIO0_IR[9]
GPIO10[USB2DD2]	AG06	GPIO10	I/O	GPIO0_OSRL[20:21]=0b00 GPIO0_TSRL[20:21]=0b00 GPIO0_ODR[10]=0 To drive 0:GPIO0_OR[10]=0,GPIO0_TCR[10]=1 To drive 1:GPIO0_OR[10]=1,GPIO0_TCR[10]=1 To place in HighZ: GPIO0_TCR[10]=0 To receive: Read GPIO0_IR[10]
GPIO11[USB2DD3]	AJ02	GPIO11	I/O	GPIO0_OSRL[22:23]=0b00 GPIO0_TSRL[22:23]=0b00 GPIO0_ODR[11]=0 To drive 0:GPIO0_OR[11]=0,GPIO0_TCR[11]=1 To drive 1:GPIO0_OR[11]=1,GPIO0_TCR[11]=1 To place in HighZ: GPIO0_TCR[11]=0 To receive: Read GPIO0_IR[11]
GPIO12[USB2DD4]	AJ04	GPIO12	I/O	GPIO0_OSRL[24:25]=0b00 GPIO0_TSRL[24:25]=0b00 GPIO0_ODR[12]=0 To drive 0:GPIO0_OR[12]=0,GPIO0_TCR[12]=1 To drive 1:GPIO0_OR[12]=1,GPIO0_TCR[12]=1 To place in HighZ: GPIO0_TCR[12]=0 To receive: Read GPIO0_IR[12]
GPIO13[USB2DD5]	AH03	GPIO13	I/O	GPIO0_OSRL[26:27]=0b00 GPIO0_TSRL[26:27]=0b00 GPIO0_ODR[13]=0 To drive 0:GPIO0_OR[13]=0,GPIO0_TCR[13]=1 To drive 1:GPIO0_OR[13]=1,GPIO0_TCR[13]=1 To place in HighZ: GPIO0_TCR[13]=0 To receive: Read GPIO0_IR[13]

Table 16. GPIO00-31

PPC460EX Signals	Ball	GPIO	I/O	Configuration
GPIO14[USB2DD6]	AJ01	GPIO14	I/O	GPIO0_OSRL[28:29]=0b00 GPIO0_TSRL[28:29]=0b00 GPIO0_ODR[14]=0 To drive 0:GPIO0_OR[14]=0,GPIO0_TCR[14]=1 To drive 1:GPIO0_OR[14]=1,GPIO0_TCR[14]=1 To place in HighZ: GPIO0_TCR[14]=0 To receive: Read GPIO0_IR[14]
GPIO15[USB2DD7]	AH01	GPIO15	I/O	GPIO0_OSRL[30:31]=0b00 GPIO0_TSRL[30:31]=0b00 GPIO0_ODR[15]=0 To drive 0:GPIO0_OR[15]=0,GPIO0_TCR[15]=1 To drive 1:GPIO0_OR[15]=1,GPIO0_TCR[15]=1 To place in HighZ: GPIO0_TCR[15]=0 To receive: Read GPIO0_IR[15]
GPIO16[USB2HStop]	AF04	GPIO16	I/O	GPIO0_OSRH[0:1]=0b00 GPIO0_TSRH[0:1]=0b00 GPIO0_ODR[16]=0 To drive 0:GPIO0_OR[16]=0,GPIO0_TCR[16]=1 To drive 1:GPIO0_OR[16]=1,GPIO0_TCR[16]=1 To place in HighZ: GPIO0_TCR[16]=0 To receive: Read GPIO0_IR[16]
GPIO17[USB2HNext]	AG02	GPIO17	I/O	GPIO0_OSRH[2:3]=0b00 GPIO0_TSRH[2:3]=0b00 GPIO0_ODR[17]=0 To drive 0:GPIO0_OR[17]=0,GPIO0_TCR[17]=1 To drive 1:GPIO0_OR[17]=1,GPIO0_TCR[17]=1 To place in HighZ: GPIO0_TCR[17]=0 To receive: Read GPIO0_IR[17]
GPIO18[USB2HDir]	AG04	GPIO18	I/O	GPIO0_OSRH[4:5]=0b00 GPIO0_TSRH[4:5]=0b00 GPIO0_ODR[18]=0 To drive 0:GPIO0_OR[18]=0,GPIO0_TCR[18]=1 To drive 1:GPIO0_OR[18]=1,GPIO0_TCR[18]=1 To place in HighZ: GPIO0_TCR[18]=0 To receive: Read GPIO0_IR[18]
GPIO19[USB2DStop]	AF03	GPIO19	I/O	GPIO0_OSRH[6:7]=0b00 GPIO0_TSRH[6:7]=0b00 GPIO0_ODR[19]=0 To drive 0:GPIO0_OR[19]=0,GPIO0_TCR[19]=1 To drive 1:GPIO0_OR[19]=1,GPIO0_TCR[19]=1 To place in HighZ: GPIO0_TCR[19]=0 To receive: Read GPIO0_IR[19]
GPIO20[USB2DNext]	AG03	GPIO20	I/O	GPIO0_OSRH[8:9]=0b00 GPIO0_TSRH[8:9]=0b00 GPIO0_ODR[20]=0 To drive 0:GPIO0_OR[20]=0,GPIO0_TCR[20]=1 To drive 1:GPIO0_OR[20]=1,GPIO0_TCR[20]=1 To place in HighZ: GPIO0_TCR[20]=0 To receive: Read GPIO0_IR[20]

Table 16. GPIO00-31

PPC460EX Signals	Ball	GPIO	I/O	Configuration
GPIO21[USB2DDir]	AD04	GPIO21	I/O	GPIO0_OSRH[10:11]=0b00 GPIO0_TSRH[10:11]=0b00 GPIO0_ODR[21]=0 To drive 0:GPIO0_OR[21]=0,GPIO0_TCR[21]=1 To drive 1:GPIO0_OR[21]=1,GPIO0_TCR[21]=1 To place in HighZ: GPIO0_TCR[21]=0 To receive: Read GPIO0_IR[21]
GPIO22[NFRdyBusy]	C24	GPIO22	I/O	GPIO0_OSRH[12:13]=0b00 GPIO0_TSRH[12:13]=0b00 GPIO0_ODR[22]=0 To drive 0:GPIO0_OR[22]=0,GPIO0_TCR[22]=1 To drive 1:GPIO0_OR[22]=1,GPIO0_TCR[22]=1 To place in HighZ: GPIO0_TCR[22]=0 To receive: Read GPIO0_IR[22]
GPIO23[NFREn]	B24	GPIO23	I/O	GPIO0_OSRH[14:15]=0b00 GPIO0_TSRH[14:15]=0b00 GPIO0_ODR[23]=0 To drive 0:GPIO0_OR[23]=0,GPIO0_TCR[23]=1 To drive 1:GPIO0_OR[23]=1,GPIO0_TCR[23]=1 To place in HighZ: GPIO0_TCR[23]=0 To receive: Read GPIO0_IR[23]
GPIO24[NFWEn]	A24	GPIO24	I/O	GPIO0_OSRH[16:17]=0b00 GPIO0_TSRH[16:17]=0b00 GPIO0_ODR[24]=0 To drive 0:GPIO0_OR[24]=0,GPIO0_TCR[24]=1 To drive 1:GPIO0_OR[24]=1,GPIO0_TCR[24]=1 To place in HighZ: GPIO0_TCR[24]=0 To receive: Read GPIO0_IR[24]
GPIO25[NFCLE]	F26	GPIO25	I/O	GPIO0_OSRH[18:19]=0b00 GPIO0_TSRH[18:19]=0b00 GPIO0_ODR[25]=0 To drive 0:GPIO0_OR[25]=0,GPIO0_TCR[25]=1 To drive 1:GPIO0_OR[25]=1,GPIO0_TCR[25]=1 To place in HighZ: GPIO0_TCR[25]=0 To receive: Read GPIO0_IR[25]
GPIO26[NFALE]	A25	GPIO26	I/O	GPIO0_OSRH[20:21]=0b00 GPIO0_TSRH[20:21]=0b00 GPIO0_ODR[26]=0 To drive 0:GPIO0_OR[26]=0,GPIO0_TCR[26]=1 To drive 1:GPIO0_OR[26]=1,GPIO0_TCR[26]=1 To place in HighZ: GPIO0_TCR[26]=0 To receive: Read GPIO0_IR[26]
GPIO27[IRQ0]	D12	GPIO27	I/O	GPIO0_OSRH[22:23]=0b00 GPIO0_TSRH[22:23]=0b00 GPIO0_ODR[27]=0 To drive 0:GPIO0_OR[27]=0,GPIO0_TCR[27]=1 To drive 1:GPIO0_OR[27]=1,GPIO0_TCR[27]=1 To place in HighZ: GPIO0_TCR[27]=0 To receive: Read GPIO0_IR[27]

Table 16. GPIO00-31

PPC460EX Signals	Ball	GPIO	I/O	Configuration
GPIO28[IRQ1]	E12	GPIO28	I/O	GPIO0_OSRH[24:25]=0b00 GPIO0_TSRH[24:25]=0b00 GPIO0_ODR[28]=0 To drive 0:GPIO0_OR[28]=0,GPIO0_TCR[28]=1 To drive 1:GPIO0_OR[28]=1,GPIO0_TCR[28]=1 To place in HighZ: GPIO0_TCR[28]=0 To receive: Read GPIO0_IR[28]
GPIO29[IRQ2]	F12	GPIO29	I/O	GPIO0_OSRH[26:27]=0b00 GPIO0_TSRH[26:27]=0b00 GPIO0_ODR[29]=0 To drive 0:GPIO0_OR[29]=0,GPIO0_TCR[29]=1 To drive 1:GPIO0_OR[29]=1,GPIO0_TCR[29]=1 To place in HighZ: GPIO0_TCR[29]=0 To receive: Read GPIO0_IR[29]
GPIO30[PerPar0][DMAReq2][IRQ7]	A20	GPIO30	I/O	GPIO0_OSRH[28:29]=0b00 GPIO0_TSRH[28:29]=0b00 GPIO0_ODR[30]=0 To drive 0:GPIO0_OR[30]=0,GPIO0_TCR[30]=1 To drive 1:GPIO0_OR[30]=1,GPIO0_TCR[30]=1 To place in HighZ: GPIO0_TCR[30]=0 To receive: Read GPIO0_IR[30]
GPIO31[PerPar1][DMAAck2][IRQ8]	A16	GPIO31	I/O	GPIO0_OSRH[30:31]=0b00 GPIO0_TSRH[30:31]=0b00 GPIO0_ODR[31]=0 To drive 0:GPIO0_OR[31]=0,GPIO0_TCR[31]=1 To drive 1:GPIO0_OR[31]=1,GPIO0_TCR[31]=1 To place in HighZ: GPIO0_TCR[31]=0 To receive: Read GPIO0_IR[31]

Table 17. GPIO32-63

PPC460EX Signals	Ball	GPIO	I/O	Configuration
GPIO32[PerPar2][EOT2/TC2][IRQ9]	A14	GPIO32	I/O	GPIO1_OSRL[0:1]=0b00 GPIO1_TSRL[0:1]=0b00 GPIO1_ODR[0]=0 To drive 0:GPIO1_OR[0]=0,GPIO1_TCR[0]=1 To drive 1:GPIO1_OR[0]=1,GPIO1_TCR[0]=1 To place in HighZ: GPIO1_TCR[0]=0 To receive: Read GPIO0_IR[0]
GPIO33[PerPar3][DMAReq3][IRQ4]	F13	GPIO33	I/O	GPIO1_OSRL[2:3]=0b00 GPIO1_TSRL[2:3]=0b00 GPIO1_ODR[1]=0 To drive 0:GPIO1_OR[1]=0,GPIO1_TCR[1]=1 To drive 1:GPIO1_OR[1]=1,GPIO1_TCR[1]=1 To place in HighZ: GPIO1_TCR[1]=0 To receive: Read GPIO0_IR[1]

Application Note

Table 17. GPIO32-63

PPC460EX Signals	Ball	GPIO	I/O	Configuration
GPIO34[<u>UART0DCD</u>][<u>UART1CTS</u>][<u>UART2Tx</u>]	E34	GPIO34	I/O	GPIO1_OSRL[4:5]=0b00 GPIO1_TSRL[4:5]=0b00 GPIO1_ODR[2]=0 To drive 0:GPIO1_OR[2]=0,GPIO1_TCR[2]=1 To drive 1:GPIO1_OR[2]=1,GPIO1_TCR[2]=1 To place in HighZ: GPIO1_TCR[2]=0 To receive: Read GPIO1_IR[2]
GPIO35[<u>UART0DSR</u>][<u>UART1RTS</u>][<u>UART2Rx</u>]	E32	GPIO35	I/O	GPIO1_OSRL[6:7]=0b00 GPIO1_TSRL[6:7]=0b00 GPIO1_ODR[3]=0 To drive 0:GPIO1_OR[3]=0,GPIO1_TCR[3]=1 To drive 1:GPIO1_OR[3]=1,GPIO1_TCR[3]=1 To place in HighZ: GPIO1_TCR[3]=0 To receive: Read GPIO1_IR[3]
GPIO36[<u>UART0CTS</u>][<u>DMAAck3</u>][<u>UART3Rx</u>]	E31	GPIO36	I/O	GPIO1_OSRL[8:9]=0b00 GPIO1_TSRL[8:9]=0b00 GPIO1_ODR[4]=0 To drive 0:GPIO1_OR[4]=0,GPIO1_TCR[4]=1 To drive 1:GPIO1_OR[4]=1,GPIO1_TCR[4]=1 To place in HighZ: GPIO1_TCR[4]=0 To receive: Read GPIO1_IR[4]
GPIO37[<u>UART0RTS</u>][<u>EOT3/TC3</u>][<u>UART3Tx</u>]	D33	GPIO37	I/O	GPIO1_OSRL[10:11]=0b00 GPIO1_TSRL[10:11]=0b00 GPIO1_ODR[5]=0 To drive 0:GPIO1_OR[5]=0,GPIO1_TCR[5]=1 To drive 1:GPIO1_OR[5]=1,GPIO1_TCR[5]=1 To place in HighZ: GPIO1_TCR[5]=0 To receive: Read GPIO1_IR[5]
GPIO38[<u>UART0DTR</u>][<u>UART1Tx</u>][<u>IRQ5</u>]	D32	GPIO38	I/O	GPIO1_OSRL[12:13]=0b00 GPIO1_TSRL[12:13]=0b00 GPIO1_ODR[6]=0 To drive 0:GPIO1_OR[6]=0,GPIO1_TCR[6]=1 To drive 1:GPIO1_OR[6]=1,GPIO1_TCR[6]=1 To place in HighZ: GPIO1_TCR[6]=0 To receive: Read GPIO1_IR[6]
GPIO39[<u>UART0RI</u>][<u>UART1Rx</u>][<u>IRQ6</u>]	D34	GPIO39	I/O	GPIO1_OSRL[14:15]=0b00 GPIO1_TSRL[14:15]=0b00 GPIO1_ODR[7]=0 To drive 0:GPIO1_OR[7]=0,GPIO1_TCR[7]=1 To drive 1:GPIO1_OR[7]=1,GPIO1_TCR[7]=1 To place in HighZ: GPIO1_TCR[7]=0 To receive: Read GPIO1_IR[7]
GPIO40[<u>IRQ3</u>]	C12	GPIO40	I/O	GPIO1_OSRL[16:17]=0b00 GPIO1_TSRL[16:17]=0b00 GPIO1_ODR[8]=0 To drive 0:GPIO1_OR[8]=0,GPIO1_TCR[8]=1 To drive 1:GPIO1_OR[8]=1,GPIO1_TCR[8]=1 To place in HighZ: GPIO1_TCR[8]=0 To receive: Read GPIO1_IR[8]

Application Note

Table 17. GPIO32-63

PPC460EX Signals	Ball	GPIO	I/O	Configuration
GPIO41[$\overline{\text{PerCS1}}$][$\overline{\text{NFCE1}}$]	B22	GPIO41	I/O	GPIO1_OSRL[18:19]=0b00 GPIO1_TSRL[18:19]=0b00 GPIO1_ODR[9]=0 To drive 0:GPIO1_OR[9]=0,GPIO1_TCR[9]=1 To drive 1:GPIO1_OR[9]=1,GPIO1_TCR[9]=1 To place in HighZ: GPIO1_TCR[9]=0 To receive: Read GPIO1_IR[9]
GPIO42[$\overline{\text{PerCS2}}$][$\overline{\text{NFCE2}}$]	D25	GPIO42	I/O	GPIO1_OSRL[20:21]=0b00 GPIO1_TSRL[20:21]=0b00 GPIO1_ODR[10]=0 To drive 0:GPIO1_OR[10]=0,GPIO1_TCR[10]=1 To drive 1:GPIO1_OR[10]=1,GPIO1_TCR[10]=1 To place in HighZ: GPIO1_TCR[10]=0 To receive: Read GPIO1_IR[10]
GPIO43[$\overline{\text{PerCS3}}$][$\overline{\text{NFCE3}}$][DMAReq1][IRQ10]	A22	GPIO43	I/O	GPIO1_OSRL[22:23]=0b00 GPIO1_TSRL[22:23]=0b00 GPIO1_ODR[11]=0 To drive 0:GPIO1_OR[11]=0,GPIO1_TCR[11]=1 To drive 1:GPIO1_OR[11]=1,GPIO1_TCR[11]=1 To place in HighZ: GPIO1_TCR[11]=0 To receive: Read GPIO1_IR[11]
GPIO44[$\overline{\text{PerCS4}}$][DMAAck1][IRQ11]	E21	GPIO44	I/O	GPIO1_OSRL[24:25]=0b00 GPIO1_TSRL[24:25]=0b00 GPIO1_ODR[12]=0 To drive 0:GPIO1_OR[12]=0,GPIO1_TCR[12]=1 To drive 1:GPIO1_OR[12]=1,GPIO1_TCR[12]=1 To place in HighZ: GPIO1_TCR[12]=0 To receive: Read GPIO0_IR[12]
GPIO45[$\overline{\text{PerCS5}}$][EOT1/TC1][IRQ12]	D21	GPIO45	I/O	GPIO1_OSRL[26:27]=0b00 GPIO1_TSRL[26:27]=0b00 GPIO1_ODR[13]=0 To drive 0:GPIO1_OR[13]=0,GPIO1_TCR[13]=1 To drive 1:GPIO1_OR[13]=1,GPIO1_TCR[13]=1 To place in HighZ: GPIO1_TCR[13]=0 To receive: Read GPIO1_IR[13]
GPIO46[PerAddr05][DMAReq0][IRQ13]	B32	GPIO46	I/O	GPIO1_OSRL[28:29]=0b00 GPIO1_TSRL[28:29]=0b00 GPIO1_ODR[14]=0 To drive 0:GPIO1_OR[14]=0,GPIO1_TCR[14]=1 To drive 1:GPIO1_OR[14]=1,GPIO1_TCR[14]=1 To place in HighZ: GPIO1_TCR[14]=0 To receive: Read GPIO1_IR[14]
GPIO47[PerAddr06][DMAAck0][IRQ14]	C31	GPIO47	I/O	GPIO1_OSRL[30:31]=0b00 GPIO1_TSRL[30:31]=0b00 GPIO1_ODR[15]=0 To drive 0:GPIO1_OR[15]=0,GPIO1_TCR[15]=1 To drive 1:GPIO1_OR[15]=1,GPIO1_TCR[15]=1 To place in HighZ: GPIO1_TCR[15]=0 To receive: Read GPIO1_IR[15]

Application Note

Table 17. GPIO32-63

PPC460EX Signals	Ball	GPIO	I/O	Configuration
GPIO48[PerAddr07][EOT0/TC0][IRQ15]	D30	GPIO48	I/O	GPIO1_OSRH[0:1]=0b00 GPIO1_TSRH[0:1]=0b00 GPIO1_ODR[16]=0 To drive 0:GPIO1_OR[16]=0,GPIO1_TCR[16]=1 To drive 1:GPIO1_OR[16]=1,GPIO1_TCR[16]=1 To place in HighZ: GPIO1_TCR[16]=0 To receive: Read GPIO1_IR[16]
GPIO49[TrcBS0]	H33	GPIO49	I/O	SDR0_PFC0[DBG]=0 SDR0_PFC0[17:31]=0x7FFF GPIO1_OSRH[2:3]=0b00 GPIO1_TSRH[2:3]=0b00 GPIO1_ODR[17]=0 To drive 0:GPIO1_OR[17]=0,GPIO1_TCR[17]=1 To drive 1:GPIO1_OR[17]=1,GPIO1_TCR[17]=1 To place in HighZ: GPIO1_TCR[17]=0 To receive: Read GPIO1_IR[17]
GPIO50[TrcBS1]	J34	GPIO50	I/O	SDR0_PFC0[DBG]=0 SDR0_PFC0[17:31]=0x7FFF GPIO1_OSRH[4:5]=0b00 GPIO1_TSRH[4:5]=0b00 GPIO1_ODR[18]=0 To drive 0:GPIO1_OR[18]=0,GPIO1_TCR[18]=1 To drive 1:GPIO1_OR[18]=1,GPIO1_TCR[18]=1 To place in HighZ: GPIO1_TCR[18]=0 To receive: Read GPIO1_IR[18]
GPIO51[TrcBS2]	H34	GPIO51	I/O	SDR0_PFC0[DBG]=0 SDR0_PFC0[17:31]=0x7FFF GPIO1_OSRH[6:7]=0b00 GPIO1_TSRH[6:7]=0b00 GPIO1_ODR[19]=0 To drive 0:GPIO1_OR[19]=0,GPIO1_TCR[19]=1 To drive 1:GPIO1_OR[19]=1,GPIO1_TCR[19]=1 To place in HighZ: GPIO1_TCR[19]=0 To receive: Read GPIO1_IR[19]
GPIO52[TrcES0]	L30	GPIO52	I/O	SDR0_PFC0[DBG]=0 SDR0_PFC0[17:31]=0x7FFF GPIO1_OSRH[8:9]=0b00 GPIO1_TSRH[8:9]=0b00 GPIO1_ODR[20]=0 To drive 0:GPIO1_OR[20]=0,GPIO1_TCR[20]=1 To drive 1:GPIO1_OR[20]=1,GPIO1_TCR[20]=1 To place in HighZ: GPIO1_TCR[20]=0 To receive: Read GPIO1_IR[20]
GPIO53[TrcES1]	L31	GPIO53	I/O	SDR0_PFC0[DBG]=0 SDR0_PFC0[17:31]=0x7FFF GPIO1_OSRH[10:11]=0b00 GPIO1_TSRH[10:11]=0b00 GPIO1_ODR[21]=0 To drive 0:GPIO1_OR[21]=0,GPIO1_TCR[21]=1 To drive 1:GPIO1_OR[21]=1,GPIO1_TCR[21]=1 To place in HighZ: GPIO1_TCR[21]=0 To receive: Read GPIO1_IR[21]

Application Note

Table 17. GPIO32-63

PPC460EX Signals	Ball	GPIO	I/O	Configuration
GPIO54[TrcES2]	K33	GPIO54	I/O	SDR0_PFC0[DBG]=0 SDR0_PFC0[17:31]=0x7FFF GPIO1_OSRH[12:13]=0b00 GPIO1_TSRH[12:13]=0b00 GPIO1_ODR[22]=0 To drive 0:GPIO1_OR[22]=0,GPIO1_TCR[22]=1 To drive 1:GPIO1_OR[22]=1,GPIO1_TCR[22]=1 To place in HighZ: GPIO1_TCR[22]=0 To receive: Read GPIO1_IR[22]
GPIO55[TrcES3]	L32	GPIO55	I/O	SDR0_PFC0[DBG]=0 SDR0_PFC0[17:31]=0x7FFF GPIO1_OSRH[14:15]=0b00 GPIO1_TSRH[14:15]=0b00 GPIO1_ODR[23]=0 To drive 0:GPIO1_OR[23]=0,GPIO1_TCR[23]=1 To drive 1:GPIO1_OR[23]=1,GPIO1_TCR[23]=1 To place in HighZ: GPIO1_TCR[23]=0 To receive: Read GPIO1_IR[23]
GPIO56[TrcES4]	K34	GPIO56	I/O	SDR0_PFC0[DBG]=0 SDR0_PFC0[17:31]=0x7FFF GPIO1_OSRH[16:17]=0b00 GPIO1_TSRH[16:17]=0b00 GPIO1_ODR[24]=0 To drive 0:GPIO1_OR[24]=0,GPIO1_TCR[24]=1 To drive 1:GPIO1_OR[24]=1,GPIO1_TCR[24]=1 To place in HighZ: GPIO1_TCR[24]=0 To receive: Read GPIO1_IR[24]
GPIO57[TrcTS0]	L33	GPIO57	I/O	SDR0_PFC0[DBG]=0 SDR0_PFC0[17:31]=0x7FFF GPIO1_OSRH[18:19]=0b00 GPIO1_TSRH[18:19]=0b00 GPIO1_ODR[25]=0 To drive 0:GPIO1_OR[25]=0,GPIO1_TCR[25]=1 To drive 1:GPIO1_OR[25]=1,GPIO1_TCR[25]=1 To place in HighZ: GPIO1_TCR[25]=0 To receive: Read GPIO1_IR[25]
GPIO58[TrcTS1]	N29	GPIO58	I/O	SDR0_PFC0[DBG]=0 SDR0_PFC0[17:31]=0x7FFF GPIO1_OSRH[20:21]=0b00 GPIO1_TSRH[20:21]=0b00 GPIO1_ODR[26]=0 To drive 0:GPIO1_OR[26]=0,GPIO1_TCR[26]=1 To drive 1:GPIO1_OR[26]=1,GPIO1_TCR[26]=1 To place in HighZ: GPIO1_TCR[26]=0 To receive: Read GPIO1_IR[26]

Application Note

Table 17. GPIO32-63

PPC460EX Signals	Ball	GPIO	I/O	Configuration
GPIO59[TrcTS2]	M31	GPIO59	I/O	SDR0_PFC0[DBG]=0 SDR0_PFC0[17:31]=0x7FFF GPIO1_OSRH[22:23]=0b00 GPIO1_TSRH[22:23]=0b00 GPIO1_ODR[27]=0 To drive 0:GPIO1_OR[27]=0,GPIO1_TCR[27]=1 To drive 1:GPIO1_OR[27]=1,GPIO1_TCR[27]=1 To place in HighZ: GPIO1_TCR[27]=0 To receive: Read GPIO1_IR[27]
GPIO60[TrcTS3]	L34	GPIO60	I/O	SDR0_PFC0[DBG]=0 SDR0_PFC0[17:31]=0x7FFF GPIO1_OSRH[24:25]=0b00 GPIO1_TSRH[24:25]=0b00 GPIO1_ODR[28]=0 To drive 0:GPIO1_OR[28]=0,GPIO1_TCR[28]=1 To drive 1:GPIO1_OR[28]=1,GPIO1_TCR[28]=1 To place in HighZ: GPIO1_TCR[28]=0 To receive: Read GPIO1_IR[28]
GPIO61[TrcTS4]	M32	GPIO61	I/O	SDR0_PFC0[DBG]=0 SDR0_PFC0[17:31]=0x7FFF GPIO1_OSRH[26:27]=0b00 GPIO1_TSRH[26:27]=0b00 GPIO1_ODR[29]=0 To drive 0:GPIO1_OR[29]=0,GPIO1_TCR[29]=1 To drive 1:GPIO1_OR[29]=1,GPIO1_TCR[29]=1 To place in HighZ: GPIO1_TCR[29]=0 To receive: Read GPIO1_IR[29]
GPIO62[TrcTS5]	M34	GPIO62	I/O	SDR0_PFC0[DBG]=0 SDR0_PFC0[17:31]=0x7FFF GPIO1_OSRH[28:29]=0b00 GPIO1_TSRH[28:29]=0b00 GPIO1_ODR[30]=0 To drive 0:GPIO1_OR[30]=0,GPIO1_TCR[30]=1 To drive 1:GPIO1_OR[30]=1,GPIO1_TCR[30]=1 To place in HighZ: GPIO1_TCR[30]=0 To receive: Read GPIO1_IR[30]
GPIO63[TrcTS6]	N31	GPIO63	I/O	SDR0_PFC0[DBG]=0 SDR0_PFC0[17:31]=0x7FFF GPIO1_OSRH[30:31]=0b00 GPIO1_TSRH[30:31]=0b00 GPIO1_ODR[31]=0 To drive 0:GPIO1_OR[31]=0,GPIO1_TCR[31]=1 To drive 1:GPIO1_OR[31]=1,GPIO1_TCR[31]=1 To place in HighZ: GPIO1_TCR[31]=0 To receive: Read GPIO1_IR[31]

Table 18. IIC Interfaces

PPC460EX Signals	Ball	IIC	I/O	Configuration
<i>IIC0</i>				
IIC0SCLK	J31	IIC0SCLK	I/O	For Boot Option G or H, attach an I2C serial rom to IIC0. The I2C serial rom contains boot configurations such as clock settings and rom width. Select an I2C serial rom with a byte offset address (256 byte addressable I2C serial rom). Serial rom with multibyte offset addresses are not supported by Boot Option G or H. Boot Option G - I2C address 0b1010100 Boot Option H - I2C address 0b1010010
IIC0SData	H31	IIC0SData	I/O	
<i>IIC1</i>				
[IIC1Sclk]SCPClkOut	K31	IIC1Sclk	I/O	Set SDR0_PFC1[SIS]=1.
[IIC1SData]SCPDO	G34	IIC1SData	I/O	

Table 19. IRQ Signals

PPC460EX Signals	Ball	IRQ	I/O	Configuration
[IRQ0]GPIO27	D12	IRQ0	I	GPIO0_TSRH[22:23]=0b01 GPIO0_ISR1H[22:23]=0b01
[IRQ1]GPIO28	E12	IRQ1	I	GPIO0_TSRH[24:25]=0b01 GPIO0_ISR1H[24:25]=0b01
[IRQ2]GPIO29	F12	IRQ2	I	GPIO0_TSRH[26:27]=0b01 GPIO0_ISR1H[26:27]=0b01
[IRQ3]GPIO40	C12	IRQ3	I	GPIO1_TSRL[16:17]=0b01 GPIO1_ISR1L[16:17]=0b01
[IRQ4]GPIO33[PerPar3][DMAReq3]	F13	IRQ4	I	GPIO1_TSRL[2:3]=0b11 GPIO1_ISR3L[2:3]=0b01
[IRQ5]GPIO38[UART0DTR][UART1Tx]	D32	IRQ5	I	GPIO1_TSRL[12:13]=0b11 GPIO1_ISR3L[12:13]=0b01
[IRQ6]GPIO39[UART0R][UART1Rx]	D34	IRQ6	I	GPIO1_TSRL[14:15]=0b11 GPIO1_ISR3L[14:15]=0b01
[IRQ7]GPIO30[PerPar0][DMAReq2]	A20	IRQ7	I	GPIO0_TSRH[28:29]=0b11 GPIO0_ISR3H[28:29]=0b01
[IRQ8]GPIO31[PerPar1][DMAAck2]	A16	IRQ8	I	GPIO0_TSRH[30:31]=0b11 GPIO0_ISR3H[30:31]=0b01
[IRQ9]GPIO32[PerPar2][EOT2/TC2]	A14	IRQ9	I	GPIO1_TSRL[0:1]=0b11 GPIO1_ISR3L[0:1]=0b01
[IRQ10]GPIO43[PerCS3][NFCE3][DMAReq1]	A22	IRQ10	I	GPIO1_TSRL[22:23]=0b11 GPIO1_ISR3L[22:23]=0b01

Table 19. IRQ Signals

PPC460EX Signals	Ball	IRQ	I/O	Configuration
[IRQ11]GPIO44[PerCS4][DMAAck1]	E21	IRQ11	I	GPIO1_TSRL[24:25]=0b11 GPIO1_ISR3L[24:25]=0b01
[IRQ12]GPIO45[PerCS5][EOT1/TC1]	D21	IRQ12	I	GPIO1_TSRL[26:27]=0b11 GPIO1_ISR3L[26:27]=0b01
[IRQ13]GPIO46[PerAddr05][DMAReq0]	B32	IRQ13	I	GPIO1_TSRL[28:29]=0b11 GPIO1_ISR3L[28:29]=0b01
[IRQ14]GPIO47[PerAddr06][DMAAck0]	C31	IRQ14	I	GPIO1_TSRL[30:31]=0b11 GPIO1_ISR3L[30:31]=0b01
[IRQ15]GPIO48[PerAddr07][EOT0/TC0]	D30	IRQ15	I	GPIO1_TSRH[0:1]=0b11 GPIO1_ISR3H[0:1]=0b01

Table 20. NAND Flash Controller (NDFC) Interface

PPC460EX Signals	Ball	NDFC	I/O	Configuration
[NFCE0]PerCS0	E24	NFCE0	O	SDR0_CUST0[NCG0]=1 Use NFCE0 when booting directly from NAND flash. When booting from NAND flash, use SLC NAND with Block 0 guaranteed. The guarantee on Block 0 means Block 0 does not contain any stuck bits. Block 0 even with the guarantee is still affected by soft errors. Note: Software cannot check for ECC errors while executing code (IPL) directly from Block 0.
[NFCE1]GPIO41[PerCS1]	B22	NFCE1	O	SDR0_CUST0[NCG1]=1 GPIO1_OSRL[18:19]=0b01 GPIO1_TSRL[18:19]=0b01 Pull up required when used as a chip select.
[NFCE2]GPIO42[PerCS2]	D25	NFCE2	O	SDR0_CUST0[NCG2]=1 GPIO1_OSRL[20:21]=0b01 GPIO1_TSRL[20:21]=0b01 Pull up required when used as a chip select.
[NFCE3]GPIO43[PerCS3][DMAReq1][IRQ10]	A22	NFCE3	O	SDR0_CUST0[NCG3]=1 GPIO1_OSRL[22:23]=0b01 GPIO1_TSRL[22:23]=0b01 Pull up required when used as a chip select.
[NFALE]GPIO26	A25	NFALE	O	SDR0_CUST0[MEN]=0b10
[NFCLE]GPIO25	F26	NFCLE	O	SDR0_CUST0[MEN]=0b10
[NFRdyBusy]GPIO22	C24	NFRdyBusy	I	SDR0_CUST0[MEN]=0b10
[NFREn]GPIO23	B24	NFREn	O	SDR0_CUST0[MEN]=0b10
[NFWEn]GPIO24	A24	NFWEn	O	SDR0_CUST0[MEN]=0b10

Application Note

Table 20. NAND Flash Controller (NDFC) Interface

PPC460EX Signals	Ball	NDFC	I/O	Configuration
PerData00	C21	PerData00	I/O	The EBC and NDFC share the PerData signals. The function on these signals depends on which controller controls the interface. For an 8-bit NAND Flash connect as follows: PerData00 <> NAND Flash data07 PerData01 <> NAND Flash data06 . . PerData07 <> NAND Flash data00 For a 16-bit NAND Flash connect as follows: PerData00 <> NAND Flash data07 PerData01 <> NAND Flash data06 . . PerData07 <> NAND Flash data00 PerData15 <> NAND Flash data08 PerData14 <> NAND Flash data09 . . PerData08 <> NAND Flash data15
PerData01	B21	PerData01		
PerData02	A21	PerData02		
PerData03	E20	PerData03		
PerData04	D20	PerData04		
PerData05	C20	PerData05		
PerData06	D18	PerData06		
PerData07	B20	PerData07		
PerData08	E19	PerData08		
PerData09	D19	PerData09		
PerData10	E18	PerData10		
PerData11	C19	PerData11		
PerData12	A19	PerData12		
PerData13	C18	PerData13		
PerData14	B18	PerData14		
PerData15	A18	PerData15		

Table 21. PCIe

PPC460EX Signals	Ball	PCIe	I/O	Configuration
<i>PCI Express 0</i>				
PCIE0AVReg[SATA0AVReg]	AA01	PCIE0AVReg	na	Leave unconnected.
PCIE0RefClk[SATA0RefClk]	AA02	PCIE0RefClk	I	PCIe reference clock, typically 100MHz Must be AC coupled.
$\overline{\text{PCIE0RefClk[SATA0RefClk]}}$	AA03	$\overline{\text{PCIE0RefClk}}$	I	
PCIE0CaIRN[SATA0CaIRN]	AB02	PCIE0CaIRN	na	External reference resistor. Attach a 1.37 kohm , 1% resistor between PCIE0CaIRN and PCIE0CaIRP to provide the reference for both the bias currents and the impedance calibration circuitry.
PCIE0CaIRP[SATA0CaIRP]	AB01	PCIE0CaIRP	na	
PCIE0Rx0[SATA0Rx0]	W04	PCIE0Rx0	I	
$\overline{\text{PCIE0Rx0[SATA0Rx0]}}$	W05	$\overline{\text{PCIE0Rx0}}$	I	
PCIE0Tx0[SATA0Tx0]	W02	PCIE0Tx0	O	Output must be AC coupled
$\overline{\text{PCIE0Tx0[SATA0Tx0]}}$	W01	$\overline{\text{PCIE0Tx0}}$	O	
<i>PCI Express 1</i>				

Table 21. PCIe

PPC460EX Signals	Ball	PCIe	I/O	Configuration
PCIE1AVReg	R05	PCIE1AVReg	na	Leave unconnected.
PCIE1RefClk	R04	PCIE1RefClk	I	PCIe reference clock, typically 100MHz Must be AC coupled.
$\overline{\text{PCIE1RefClk}}$	R03	$\overline{\text{PCIE1RefClk}}$	I	
PCIE1CaIRN	P01	PCIE1CaIRN	na	External reference resistor. Attach a 1.37 kohm , 1% resistor between PCIE1CaIRN and PCIE1CaIRP to provide the reference for both the bias currents and the impedance calibration circuitry.
PCIE1CaIRP	P02	PCIE1CaIRP	na	
PCIE1Rx0	L05	PCIE1Rx0	I	
$\overline{\text{PCIE1Rx0}}$	L04	$\overline{\text{PCIE1Rx0}}$	I	
PCIE1Rx1	N05	PCIE1Rx1	I	
$\overline{\text{PCIE1Rx1}}$	N04	$\overline{\text{PCIE1Rx1}}$	I	
PCIE1Rx2	T04	PCIE1Rx2	I	
$\overline{\text{PCIE1Rx2}}$	T05	$\overline{\text{PCIE1Rx2}}$	I	
PCIE1Rx3	V05	PCIE1Rx3	I	
$\overline{\text{PCIE1Rx3}}$	V04	$\overline{\text{PCIE1Rx3}}$	I	
PCIE1Tx0	M02	PCIE1Tx0	O	Output must be AC coupled
$\overline{\text{PCIE1Tx0}}$	M01	$\overline{\text{PCIE1Tx0}}$	O	
PCIE1Tx1	N02	PCIE1Tx1	O	Output must be AC coupled
$\overline{\text{PCIE1Tx1}}$	N01	$\overline{\text{PCIE1Tx1}}$	O	
PCIE1Tx2	T02	PCIE1Tx2	O	Output must be AC coupled
$\overline{\text{PCIE1Tx2}}$	T01	$\overline{\text{PCIE1Tx2}}$	O	
PCIE1Tx3	V02	PCIE1Tx3	O	Output must be AC coupled
$\overline{\text{PCIE1Tx3}}$	V01	$\overline{\text{PCIE1Tx3}}$	O	

PCIe Port0 is selected during reset by bootstrap registers SDR0_SDSTP1[SATA] and SDR0_PCF1[SATA]. Set SATA=0.

Table 22. PCI

PPC460EX Signals	Ball	PCI	I/O	Configuration
PCI0AD00 PCI0AD01 PCI0AD02 PCI0AD03 PCI0AD04 PCI0AD05 PCI0AD06 PCI0AD07 PCI0AD08 PCI0AD09 PCI0AD10 PCI0AD11 PCI0AD12 PCI0AD13 PCI0AD14 PCI0AD15 PCI0AD16 PCI0AD17 PCI0AD18 PCI0AD19 PCI0AD20 PCI0AD21 PCI0AD22 PCI0AD23 PCI0AD24 PCI0AD25 PCI0AD26 PCI0AD27 PCI0AD28 PCI0AD29 PCI0AD30 PCI0AD31	D11 E11 B10 A10 C10 F10 D10 A09 D09 A08 F09 B08 C08 D08 A07 F08 A05 A04 D05 B04 D02 F04 E03 D03 E01 E04 G05 G04 F02 H06 F01 F05	PCI0AD00 PCI0AD01 PCI0AD02 PCI0AD03 PCI0AD04 PCI0AD05 PCI0AD06 PCI0AD07 PCI0AD08 PCI0AD09 PCI0AD10 PCI0AD11 PCI0AD12 PCI0AD13 PCI0AD14 PCI0AD15 PCI0AD16 PCI0AD17 PCI0AD18 PCI0AD19 PCI0AD20 PCI0AD21 PCI0AD22 PCI0AD23 PCI0AD24 PCI0AD25 PCI0AD26 PCI0AD27 PCI0AD28 PCI0AD29 PCI0AD30 PCI0AD31	I/O	PCI0AD31 - MSb PCI0AD00 - LSb
PCI0C0/ $\overline{\text{BE0}}$ PCI0C1/ $\overline{\text{BE1}}$ PCI0C2/ $\overline{\text{BE2}}$ PCI0C3/ $\overline{\text{BE3}}$	C09 C07 C05 F03	PCI0C/ $\overline{\text{BE0}}$ PCI0C/ $\overline{\text{BE1}}$ PCI0C/ $\overline{\text{BE2}}$ PCI0C/ $\overline{\text{BE3}}$	I/O	
PCI0Clk	K01	PCI0Clk	I	Typically 33MHz or 66MHz Note: When the PCI interface is not used, drive this pin with a 3.3V clock signal at a frequency between 1 and 66MHz. A clock must be present before reset.
$\overline{\text{PCI0DevSel}}$	A06	$\overline{\text{PCI0DevSel}}$	I/O	8.2Kohm pull-up required on host system.
$\overline{\text{PCI0Frame}}$	E06	$\overline{\text{PCI0Frame}}$	I/O	8.2Kohm pull-up required on host system.
$\overline{\text{PCI0Gnt0/Req}}$	G03	$\overline{\text{PCI0Gnt0/Req}}$	O	
$\overline{\text{PCI0Gnt1}}$	H04	$\overline{\text{PCI0Gnt1}}$	O	
$\overline{\text{PCI0Gnt2}}$	G01	$\overline{\text{PCI0Gnt2}}$	O	

Table 22. PCI

PPC460EX Signals	Ball	PCI	I/O	Configuration
$\overline{\text{PCI0Gnt3}}$	H03	$\overline{\text{PCI0Gnt3}}$	O	
PCI0IDSel	D01	PCI0IDSel	I	<p>Connect PCI0IDSel to a PCI host via upper address pins, AD31:16. This signal is only used when the PPC460EX is used as a PCI adapter. A PCI adapter is any PCI device that is not the PCI Host. Only the PCI host initiates PCI configuration cycles.</p> <p>When the PPC460EX is host, PCI0IDSel should be pull down.</p>
$\overline{\text{PCI0Int}}$	J04	$\overline{\text{PCI0Int}}$	O	<p>$\overline{\text{PCI0Int}}$ is the PCI interrupt when the PPC460EX is a PCI adapter.</p> <p>When the PPC460EX is the PCI host, connect PCI interrupt pins from the PCI adapters to IRQ input pins.</p>
$\overline{\text{PCI0IRdy}}$	C04	$\overline{\text{PCI0IRdy}}$	I/O	8.2Kohm pull-up required on host system.
PCI0M66En	E09	PCI0M66En	I	<p>PCI0M66En is used when the PPC460EX is the PCI host to determine the highest supported bus frequency supported.</p> <p>Pull down when the PPC460EX is a PCI adapter.</p>
PCI0Par	D07	PCI0Par	I/O	
$\overline{\text{PCI0PErr}}$	B06	$\overline{\text{PCI0PErr}}$	I/O	8.2Kohm pull-up required on host system.
$\overline{\text{PCI0Req0/Gnt}}$	J06	$\overline{\text{PCI0Req0/Gnt}}$	I	<p>Pull-up required when the PCI interface is used.</p> <p>When the PCI interface is unused, disable the internal arbiter (SDR0_PCI0[PAE]=0) and pull $\overline{\text{PCI0Req0/Gnt}}$ down through a 1Kohm to ground. Driving Gnt low forces the PLB4 to PCI bridge to permanently park on the bus and drive PCIAD0:31 signals.</p>
$\overline{\text{PCI0Req1}}$	H02	$\overline{\text{PCI0Req1}}$	I	Pull-up required.
$\overline{\text{PCI0Req2}}$	K04	$\overline{\text{PCI0Req2}}$	I	Pull-up required.
$\overline{\text{PCI0Req3}}$	J05	$\overline{\text{PCI0Req3}}$	I	Pull-up required.
$\overline{\text{PCI0Reset}}$	K03	$\overline{\text{PCI0Reset}}$	O	<p>$\overline{\text{PCI0Reset}}$ is the reset output when the PPC460EX is the PCI host. This signal should only be used when the PPC460EX is the PCI Host.</p> <p>Use $\overline{\text{SysReset}}$ as the reset input when the PPC460EX is a PCI adapter.</p>
$\overline{\text{PCI0SErr}}$	E07	$\overline{\text{PCI0SErr}}$	I/O	8.2Kohm pull-up required on host system.
$\overline{\text{PCI0Stop}}$	C06	$\overline{\text{PCI0Stop}}$	I/O	8.2Kohm pull-up required on host system.
$\overline{\text{PCI0TRdy}}$	D06	$\overline{\text{PCI0TRdy}}$	I/O	8.2Kohm pull-up required on host system.

When the PPC460EX is a PCI host, use upper address pins, AD31:16 to select PCI adapters. Connect an upper address signal to the IDSel of each PCI adapter.

Table 23. Reserved Signals Requiring Termination

Reserved Signals	Ball	Reserved	I/O	Configuration
Reserved	AM15	Reserved	I	Pull-down using a 1kOhm to GND
Reserved	AN15	Reserved	I	Pull-down using a 1kOhm to GND

Table 24. Reserved Signals Not Requiring Termination

Reserved Signals	Ball	Reserved	I/O	Configuration
Reserved	A17	Reserved	-	Do not pull up or pull down. Leave unconnected.
Reserved	AL13	Reserved	-	Do not pull up or pull down. Leave unconnected.
Reserved	AM13	Reserved	-	Do not pull up or pull down. Leave unconnected.
Reserved	AL12	Reserved	-	Do not pull up or pull down. Leave unconnected.
Reserved	AM12	Reserved	-	Do not pull up or pull down. Leave unconnected.
Reserved	AP10	Reserved	-	Do not pull up or pull down. Leave unconnected.
Reserved	AN10	Reserved	-	Do not pull up or pull down. Leave unconnected.

Table 25. SATA Interface

PPC460EX Signals	Ball	SATA	I/O	Configuration
[SATA0AVReg]PCIE0AVReg	AA01	SATA0AVReg	na	Leave unconnected.
[SATA0RefClk]PCIE0RefClk	AA02	SATA0RefClk	I	SATA reference, 100MHz or 120MHz Must be AC coupled.
$\overline{[SATA0RefClk]PCIE0RefClk}$	AA03	$\overline{SATA0RefClk}$	I	
[SATA0CalRN]PCIE0CalRN	AB02	SATA0CalRN	na	External reference resistor. Attach a 1.37 kohm , 1% resistor between SATA0CalRNand SATA0CalRP to provide the reference for both the bias currents and the impedance calibration circuitry.
[SATA0CalRP]PCIE0CalRP	AB01	SATA0CalRP	na	
[SATA0Rx0]PCIE0Rx0	W04	SATA0Rx0	I	
$\overline{[SATA0Rx0]PCIE0Rx0}$	W05	$\overline{SATA0Rx0}$	I	
[SATA0Tx0]PCIE0Tx0	W02	SATA0Tx0	O	
$\overline{[SATA0Tx0]PCIE0Tx0}$	W01	$\overline{SATA0Tx0}$	O	

The SATA port is selected during reset by bootstrap registers SDR0_SDSTP1[SATA] and SDR0_PCF1[SATA]. Set SATA=1.

Table 26. SPI* Interface

PPC460EX Signals	Ball	IIC1	I/O	Configuration
SCPClkOut[IIC1SClk]	K31	SCPClkOut	I/O	Set SDR0_PFC1[SIS]=0.
SCPDO[IIC1SData]	G34	SCPDO	O	
SCPDI	K32	SCPDI	I	

* A GPIO pins can be used to select SPI devices.

Table 27. System Signals

PPC460EX Signals	Ball	System	I/O	Configuration
FSOURCE0	E17	FSOURCE0	I	Manufacturing test signal (Reserved) Must be pulled down. This signal can be connected directly to ground. A pull down resistor is not needed. If this signal is floats, the electronic chip id registers (SDR0_ECID0:3) may not respond with the correct ID when read.
$\overline{\text{HISRRset}}$	B11	$\overline{\text{HISRRset}}$	I	$\overline{\text{HISRRST}}$ is a warm reset that when asserted, places the DDR memory in self-refresh and resets the PPC460EX. To place memory in self-refresh, assert $\overline{\text{HISRRST}}$ without asserting SysReset. Pull-up is required.
SysClk	AD02	SysClk	I	System Clock: 66.66MHz to 100MHz
SysErr	AB03	SysErr	O	
$\overline{\text{SysReset}}$	AC02	$\overline{\text{SysReset}}$	I	$\overline{\text{SysReset}}$ must be driven low for at least 32 SysClk Cycles in order to generate a reset.
TestEn	K29	TestEn	I	Manufacturing test signal (Reserved) Has internal pull down.
TherMonA	AM09	TherMonA	na	
TherMonB	AL10	TherMonB	na	
TmrClk	C11	TmrClk	I	Set CCR1[TCS]=1 to select TmrClk as the clock source for the PPC440 CPU timer. When CCR1[TCS]=0, the internal CPUClk is the PPC440 CPU timer source. Has internal pull-up.

Table 27. System Signals

PPC460EX Signals	Ball	System	I/O	Configuration
[$\overline{\text{UART0CTS}}$]GPIO36[DMAAck3][UART3Rx]	E31	-	I	Ball E31, E34 and E32 are boot strap signals used to select the boot option. These signals are sampled on the rising edge of SysClk and <u>latched</u> on the first rising edge of SysClk after SysReset deasserts (driven high).
[$\overline{\text{UART0DCD}}$]GPIO34[$\overline{\text{UART1CTS}}$][UART2Tx]	E34	-	I	
[$\overline{\text{UART0DSR}}$]GPIO35[$\overline{\text{UART1RTS}}$][UART2Rx]	E32	-	I	

Table 28. UART0 8-pin mode

PPC460EX Signals	Ball	UART*	I/O	Configuration
[$\overline{\text{UART0CTS}}$]GPIO36[DMAAck3][UART3Rx]	E31	$\overline{\text{UART0_CTS}}$	I	GPIO1_TSRL[8:9]=0b01 GPIO1_ISR1L[8:9]=0b01
[$\overline{\text{UART0RTS}}$]GPIO37[EOT3/TC3][UART3Tx]	D33	$\overline{\text{UART0_RTS}}$	O	GPIO1_OSRL[10:11]=0b01 GPIO1_TSRL[10:11]=0b01
UART0_Rx	C34	UART0_Rx	I	
UART0_Tx	C33	UART0_Tx	O	
[$\overline{\text{UART0DCD}}$]GPIO34[$\overline{\text{UART1CTS}}$][UART2Tx]	E34	$\overline{\text{UART0_DCD}}$	I	GPIO1_TSRL[4:5]=0b01 GPIO1_ISR1L[4:5]=0b01
[$\overline{\text{UART0DSR}}$]GPIO35[$\overline{\text{UART1RTS}}$][UART2Rx]	E32	$\overline{\text{UART0_DSR}}$	I	GPIO1_TSRL[6:7]=0b01 GPIO1_ISR1L[6:7]=0b01
[$\overline{\text{UART0DTR}}$]GPIO38[UART1Tx][IRQ5]	D32	$\overline{\text{UART0_DTR}}$	O	GPIO1_OSRL[12:13]=0b01 GPIO1_TSRL[12:13]=0b01
[$\overline{\text{UART0RI}}$]GPIO39[UART1Rx][IRQ6]	D34	$\overline{\text{UART0_RI}}$	I	GPIO1_TSRL[14:15]=0b01 GPIO1_ISR1L[14:15]=0b01

Table 29. UART0 4-pin mode and UART1 4-pin mode

PPC460EX Signals	Ball	UART	I/O	Configuration
<i>UART0</i>				
$\overline{\text{[UART0CTS]}}$ GPIO36[DMAAck3][UART3Rx]	E31	$\overline{\text{UART0_CTS}}$	I	GPIO1_TSRL[8:9]=0b01 GPIO1_ISR1L[8:9]=0b01 Set SDR0_PFC1[U0ME]=1 for $\overline{\text{UART0_CTS}}$.
$\overline{\text{[UART0RTS]}}$ GPIO37[EOT3/TC3][UART3Tx]	D33	$\overline{\text{UART0_RTS}}$	O	GPIO1_OSRL[10:11]=0b01 GPIO1_TSRL[10:11]=0b01 Set SDR0_PFC1[U0ME]=1 for $\overline{\text{UART0_RTS}}$.
UART0_Rx	C34	UART0_Rx	I	
UART0_Tx	C33	UART0_Tx	O	
<i>UART1</i>				
$\overline{\text{[UART0DCD]}}$ GPIO34[$\overline{\text{UART1CTS}}$][UART2Tx]	E34	$\overline{\text{UART1_CTS}}$	I	GPIO1_TSRL[4:5]=0b10 GPIO1_ISR2L[4:5]=0b01 Set SDR0_PFC1[U1ME]=1 for $\overline{\text{UART1_CTS}}$.
$\overline{\text{[UART0DSR]}}$ GPIO35[$\overline{\text{UART1RTS}}$][UART2Rx]	E32	$\overline{\text{UART1_RTS}}$	O	GPIO1_OSRL[6:7]=0b10 GPIO1_TSRL[6:7]=0b10 Set SDR0_PFC1[U1ME]=1 for $\overline{\text{UART1_RTS}}$.
$\overline{\text{[UART0RI]}}$ GPIO39[UART1Rx][IRQ6]	D34	UART1_Rx	I	GPIO1_TSRL[14:15]=0b10 GPIO1_ISR2L[14:15]=0b01
$\overline{\text{[UART0DTR]}}$ GPIO38[UART1Tx][IRQ5]	D32	UART1_Tx	O	GPIO1_OSRL[12:13]=0b10 GPIO1_TSRL[12:13]=0b10

Table 30. UART0 4-pin mode, UART1 2-pin mode and UART2 2-pin mode

PPC460EX Signals	Ball	UART	I/O	Configuration
<i>UART0</i>				
$\overline{\text{[UART0CTS]}}$ GPIO36[DMAAck3][UART3Rx]	E31	$\overline{\text{UART0_CTS}}$	I	GPIO1_TSRL[8:9]=0b01 GPIO1_ISR1L[8:9]=0b01 Set SDR0_PFC1[U0ME]=1 for $\overline{\text{UART0_CTS}}$.
$\overline{\text{[UART0RTS]}}$ GPIO37[EOT3/TC3][UART3Tx]	D33	$\overline{\text{UART0_RTS}}$	O	GPIO1_OSRL[10:11]=0b01 GPIO1_TSRL[10:11]=0b01 Set SDR0_PFC1[U0ME]=1 for $\overline{\text{UART0_RTS}}$.
UART0_Rx	C34	UART0_Rx	I	
UART0_Tx	C33	UART0_Tx	O	
<i>UART1</i>				
$\overline{\text{[UART0R]}}$ GPIO39[UART1Rx][IRQ6]	D34	UART1_Rx	I	GPIO1_TSRL[14:15]=0b10 GPIO1_ISR2L[14:15]=0b01
$\overline{\text{[UART0DTR]}}$ GPIO38[UART1Tx][IRQ5]	D32	UART1_Tx	O	GPIO1_OSRL[12:13]=0b10 GPIO1_TSRL[12:13]=0b10
<i>UART2</i>				
[UART2Rx][$\overline{\text{[UART0DSR]}}$ GPIO35[$\overline{\text{[UART1RTS]}}$]	E32	UART2Rx	I	GPIO1_TSRL[6:7]=0b11 GPIO1_ISR3L[6:7]=0b01
[UART2Tx][$\overline{\text{[UART0DCD]}}$ GPIO34[$\overline{\text{[UART1CTS]}}$]	E34	UART2Tx	O	GPIO1_OSRL[4:5]=0b11 GPIO1_TSRL[4:5]=0b11

Table 31. UART0 2-pin mode, UART1 2-pin mode, UART2 2-pin mode and UART3 2-pin mode

PPC460EX Signals	Ball	UART	I/O	Configuration
<i>UART0</i>				
UART0_Rx	C34	UART0_Rx	I	
UART0_Tx	C33	UART0_Tx	O	
<i>UART1</i>				
$\overline{\text{UART0RI}}$ GPIO39[UART1Rx][IRQ6]	D34	UART1_Rx	I	GPIO1_TSRL[14:15]=0b10 GPIO1_ISR2L[14:15]=0b01
$\overline{\text{UART0DTR}}$ GPIO38[UART1Tx][IRQ5]	D32	UART1_Tx	O	GPIO1_OSRL[12:13]=0b10 GPIO1_TSRL[12:13]=0b10
<i>UART2</i>				
[UART2Rx][$\overline{\text{UART0DSR}}$ GPIO35[$\overline{\text{UART1RTS}}$]	E32	UART2Rx	I	GPIO1_TSRL[6:7]=0b11 GPIO1_ISR3L[6:7]=0b01
[UART2Tx][$\overline{\text{UART0DCD}}$ GPIO34[$\overline{\text{UART1CTS}}$]	E34	UART2Tx	O	GPIO1_OSRL[4:5]=0b11 GPIO1_TSRL[4:5]=0b11
<i>UART3</i>				
[UART3Rx][$\overline{\text{UART0CTS}}$ GPIO36[DMAAck3]	E31	UART3Rx	I	GPIO1_TSRL[8:9]=0b11 GPIO1_ISR3L[8:9]=0b01
[UART3Tx][$\overline{\text{UART0RTS}}$ GPIO37[EOT3/TC3]	D33	UART3Tx	O	GPIO1_OSRL[10:11]=0b11 GPIO1_TSRL[10:11]=0b11

Table 32. UARTSerClk Signal

PPC460EX Signals	Ball	UART	I/O	Configuration
UARTSerClk[LeakTest]	G30	UARTSerClk	I	<p>To select UARTSerClk as the Serial Clock set SDR0_UART0[U0EC]=1, for UART0 set SDR0_UART1[U1EC]=1, for UART1 set SDR0_UART2[U2EC]=1, for UART2 Set SDR0_UART3[U3EC]=1, for UART3</p>
				<p>The Serial Clock input to a UART is either UARTSerClk or the internal PLB Clk. Typically, the clock input for UARTSerClk is 11.0592MHz since this frequency generates the common baud rates.</p> <p>Example: 9600 Baud UARTSerClk = SerialClk = 11.059MHz UARTDivisor=UARTx_DLM UARTx_DLL BAUDRate=SerialClk/(16*UARTDivisor)= 11059200Hz/(16*72) = 9600 Baud</p> <p>115200 Baud UARTDivisor=UARTx_DLM UARTx_DLL BAUDRate=SerialClk/(16*UARTDivisor)= 11059200Hz/(16*6) = 115200 Baud</p>
				<p>When the PLB Clk is used as the Serial Clock source, the following applies: SDR0_UARTn[Un1CS]=0010 SDR0_UARTn[UnEC]=0</p> <p>SerialClock = PLBclk/SDR0_UARTn[UnDIV] UARTDivisor=UARTx_DLM UARTx_DLL BAUDRate=SerialClock/(16*UARTDivisor)</p> <p>Example: PLB=200MHz 9600 Baud Serial Clock = PLBclk/SDR0_UARTn[UnDIV]= 200MHz/18=11.111MHz BAUDRate=SerialClock/(16*UARTDivisor)= 11.111E6 Hz/(16*72)=9645.06Baud 100*(9645.06 -9600)/9600 = 0.47% error</p> <p>115200 Baud Serial Clock = PLBclk/SDR0_UARTn[UnDIV]= 200MHz/18=11.111MHz BAUDRate=SerialClock/(16*UARTDivisor)= 1.111E6 Hz/(16*6)=115740.74 Baud 100*(115740.74 -115200)/115200 = 0.49% error</p>

Table 33. ULPI USB 2.0 OTG Interface

PPC460EX Signals	Ball	USB	I/O	Configuration
USB2DCIk	AF06	USB2Cik	I	60MHz
[USB2DD0]GPIO08 [USB2DD1]GPIO09 [USB2DD2]GPIO10 [USB2DD3]GPIO11 [USB2DD4]GPIO12 [USB2DD5]GPIO13 [USB2DD6]GPIO14 [USB2DD7]GPIO15	AH04 AJ05 AG06 AJ02 AJ04 AH03 AJ01 AH01	USB2DD0 USB2DD1 USB2DD2 USB2DD3 USB2DD4 USB2DD5 USB2DD6 USB2DD7	I/O	USB2DD7 - MSb USB2DD0 - LSb GPIO0_OSRL[16:31]=0x55 GPIO0_TSRL[16:31]=0x55 GPIO0_ISR1L[16:31]=0x55
[USB2DDir]GPIO21	AD04	USB2DDir	I	GPIO0_TSRH[10:11]=0b01 GPIO0_ISR1H[10:11]=0b01
[USB2DNext]GPIO20	AG03	USB2DNext	I	GPIO0_TSRH[8:9]=0b01 GPIO0_ISR1H[8:9]=0b01
[USB2DStop]GPIO19	AF03	USB2DStop	O	GPIO0_OSRL[6:7]=0b01 GPIO0_TSRH[6:7]=0b01

Table 34. ULPI USB 2.0 Host Interface

PPC460EX Signals	Ball	USB	I/O	Configuration
USB2HCik	AC06	USB2HCik	I	60MHz
USB2HCik48	AE06	USB2HCik48	I	48Mhz
[USB2HD0]GPIO00 [USB2HD1]GPIO01 [USB2HD2]GPIO02 [USB2HD3]GPIO03 [USB2HD4]GPIO04 [USB2HD5]GPIO05 [USB2HD6]GPIO06 [USB2HD7]GPIO07	AG01 AD05 AE04 AF01 AE02 AE01 AB05 AD03	USB2HD0 USB2HD1 USB2HD2 USB2HD3 USB2HD4 USB2HD5 USB2HD6 USB2HD7	I/O	USB2HD7 - MSb USB2HD0 - LSb GPIO0_OSRL[0:15]=0x55 GPIO0_TSRL[0:15]=0x55 GPIO0_ISR1L[0:15]=0x55
[USB2HDir]GPIO18	AG04	USB2HDir	I	GPIO0_TSRH[4:5]=0b01 GPIO0_ISR1H[4:5]=0b01
[USB2HNext]GPIO17	AG02	USB2HNext	I	GPIO0_TSRH[2:3]=0b01 GPIO0_ISR1H[2:3]=0b01
[USB2HStop]GPIO16	AF04	USB2HStop	O	GPIO0_OSRL[0:1]=0b01 GPIO0_TSRH[0:1]=0b01

Revision Log

Date	Version	Contents of Modification
12/13/2007	0.00	<ul style="list-style-type: none"> Reviewed signal names against engineering spreadsheet and the 460EX data sheet
02/26/2008	0.01	<ul style="list-style-type: none"> Updated GPIO settings Added a recommendation for <u>HISRRST</u>
02/27/2008	0.02	<ul style="list-style-type: none"> Added SDR0_PFC1 settings to the UART description.
02/27/2008	0.03	<ul style="list-style-type: none"> Corrected the description of the DDR Clock Enable signal. Corrected typos in the UART settings (SDR0_PFC1[U0ME] and SDR0_PFC1[U1ME]).
03/13/2008	1.00	<ul style="list-style-type: none"> Corrected GPIO registers settings for USB signals in Tables 29 and 30. Added recommendation for SGMII0RxClk and SGMII1RxClk signals in Table 12. Removed requirement for GMC0_RefClk in MII mode. Added register settings for Ethernet modes to Tables 8-13.
03/18/2008	1.01	<ul style="list-style-type: none"> Replaced Advanced with Preliminary. The document has been reviewed by development. Removed IRQ0:3 from Figure 1. IRQ0:3 are shared with GPIO signals only. Correction in Table 5. TDI, TMS, TRST and HALT have internal pull-ups. Corrected GPIO register names in Table 6. Removed GPIO1_ISR1L and GPIO1_ISR1H settings for PerAddr5:7 in Table 7. Corrected typo with SDR0_ETH_CFG register name in Tables 8, 9, 10 and 11. Replaced SDR0_ETH_CFG[GMC0_BRISDGE_SEL] with SDR0_ETH_CFG[GMC0BS]. Removed GPIO settings from Table 18. The NDFC is mux'ed with the GPIO between the GPIO controller and the I/O. No GPIO register settings required to use the NDFC. Corrected GPIO setting for UART0_RTS in Table 28. Corrected GPIO setting for UART2Tx in Table 29. Corrected GPIO register names in Tables 29 and 30.
03/18/2008	1.02	<ul style="list-style-type: none"> Added DMA2P40_CRn[ETD] bit field settings for EOT/TC signals in Table 6. Removed note about required pull-up for TmrClk in Table 23. Updated settings for UART 4 pin mode in Table 29 and Table 30. RTS/CTS signaling should be used in 4-pin mode. Removed SGMIIRefClk and <u>SGMIIRefClk</u> from Table 12. Use of the differential SGMIIRefClk is not recommended. The single ended 125MHz GMCCRefClk should be used in place of SGMIIRefClk.
04/15/2008	1.03	<ul style="list-style-type: none"> Removed reset requirement for HISRRST in Table 23. HISRRST should be pulled up during a power on reset. There are no requirements for driving this signal low during a power on reset. HISRRST is used only when it is needed to place the DDR memory in self refresh during a warm reset. Added the following requirement for SysReset in Table 23: <u>SysReset</u> must be driven low for at least 32 SysClk cycles in order to generate a reset.
05/08/2008	1.04	<ul style="list-style-type: none"> Corrected MSb and LSb for DDR data signals in Table 3. MemData00 is the MSb and MemData63 is the LSb. Added comments on how MemAddr signals should be connected in Table 3. Corrected the TrcClk frequency in Table 4. The PPC440 processor TrcClk operates at 1/4 the CPU Clk frequency.
08/06/2008	1.05	<ul style="list-style-type: none"> Corrected NAND flash interface recommendation for 16 bit NAND flash in Table 18. Removed references to the DC bias on PCIe RX signals in Table 19.

Application Note

Date	Version	Contents of Modification
10/27/2008	1.06	<ul style="list-style-type: none"> Removed references to SMII and RMII. Added comments about biasing and termination of SGMII signals in <i>Table 15</i>. Moved the Ethernet and UART interface configuration descriptions to <i>Table 1 - 4</i> and 6. Added foot note to DMA signal table, <i>Table 10</i>. Check errata before using DMA. Added foot note to SGMII signal table, <i>Table 15</i>. Check errata before using SGMII. Added comment to <i>Figure 1</i> indicating that PCIE0 is the 1 lane PCIe port. Corrected typo affecting GPIO25 and GPIO26 signal names in the GPIO column of <i>Table 16</i>. Added GMC0TxClk to the GMII Signal Configuration <i>Table 13</i>. Added <i>Table 23</i> to highlight reserved signals requiring termination. Corrected typo affecting TrcTS6 in the Trace column of <i>Table 8</i>. Removed comment stating that SysReset is an output in <i>Table 22</i>. SysReset is an <u>input</u> only. When the 460EX is used as a PCI adapter, a buffer is not required to prevent SysReset from driving the Host's PCIReset. Added a comment to the PCIClk Configuration column in <i>Table 22</i>. A clock is required for PCIClk, when the PCI interface is not used.
11/03/2008	1.07	<ul style="list-style-type: none"> Replaced "GMC0TxEn, GMC1TxCtl" with "GMC0TxEn, GMC0TxCtl". This change affects <i>Table 12</i> and <i>Table 13</i>. Removed square brackets from around SPI signals and placed them around IIC1 signals. This change affected <i>Table 26</i>. Replaced PCIC/BE0, PCIC/BE1, PCIC/BE2, PCIC/BE3 with PCIC0/BE0, PCIC1/BE1, PCIC2/BE2, PCIC3/BE3 in <i>Table 22</i>.
12/11/2008	1.08	<ul style="list-style-type: none"> Added a statement to the Ethernet MDIO signals indicating the MDIO interface must be accessed through the EMAC0_STACR register. Due to erratum EMAC_3, EMAC1_STACR should not be used when accessing an external PHY. SDR0_ETH_CFG[MDIO_SEL]=00 is the only valid setting. Added additional information to the termination recommendation for <u>PCI0Req0/Gnt</u>.
02/09/2009	1.09	<ul style="list-style-type: none"> Corrected SCPDI and SCPDO I/O type in <i>Table 26</i>.
02/25/2009	1.10	<ul style="list-style-type: none"> Added "Duplicate clocks enables" to the ClkEn0:3 configuration comments in <i>Table 7</i>. Added "Connect to the same reference" to the MemVRef1A, MemVRef1B, MemVRef2A and MemVRef2B configuration comments in <i>Table 7</i>. Deleted "SDR0_CUST0[NG3]=0" from <i>Table 11</i> for <u>PerCS4</u>. Deleted "SDR0_CUST0[NG3]=0" from <i>Table 11</i> for <u>PerCS5</u>. Added GPIO register configurations to <i>Table 20</i> for <u>NFCE1</u>, <u>NFCE2</u> and <u>NFCE3</u>.
06/17/2009	1.11	<ul style="list-style-type: none"> Added "Must be AC coupled" to <u>[SATA0RefClk]PCIE0RefClk/[SATA0RefClk]PCIE0RefClk</u> and <u>PCIE1RefClk/[PCIE1RefClk]</u> description. Updated description of SGMII receiver and transmitter termination in <i>Table 15</i>. Added FSOURCE0, TestEn and bootstrap signals to <i>Table 27</i>. Added comments about PerCS0 and NFCE0 signals. Added <i>Table 24, Reserved Signals Not Requiring Termination</i>
11/16/2009	1.12	<ul style="list-style-type: none"> Corrected comment for DDR ClkEn signals. Clock enables are assigned by rank. ClkEn0 is used by Rank0, ClkEn1 is used by Rank1, etc.
02/05/2010	1.13	<ul style="list-style-type: none"> Change to GMC0RxClk in <i>Table 14</i>. GMC0RxClk required by EMAC0 and EMAC1.



Applied Micro Circuits Corporation
6310 Sequence Dr., San Diego, CA 92121

Phone: (858) 450-9333 — (800) 840-6055 — Fax: (408) 542-8601

<http://www.amcc.com>

AMCC reserves the right to make changes to its products, its datasheets, or related documentation, without notice and warrants its products solely pursuant to its terms and conditions of sale, only to substantially comply with the latest available datasheet. Please consult AMCC's Term and Conditions of Sale for its warranties and other terms, conditions and limitations. AMCC may discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information is current. AMCC does not assume any liability arising out of the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others. AMCC reserves the right to ship devices of higher grade in place of those of lower grade.

AMCC SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

AMCC is a registered Trademark of Applied Micro Circuits Corporation. Copyright © 2010 Applied Micro Circuits Corporation.

All Rights Reserved.