;Register definition for ARM Cortex-R4
;=====================================
;
; name: user defined name of the register
; type: the type of the register
;	GPR	general purpose register
;	CPx	CPx register
;	MM	memory mapped register
;	DMMx	direct memory mapped register with offset
;		x = 1..4
;		the base is defined in the configuration file
;		e.g. DMM1 0x02200000
; addr:	the number, adddress or offset of the register
; size	the size of the register (8,16 or 32)
;
;
; CPx Registers Numbers for ARM11/Cortex-A8/R4 cores:
;
;       +-----+-+-------+-----+-+-------+
;       |opc_2|0|  CRm  |opc_1|0|  nbr  |
;       +-----+-+-------+-----+-+-------+
;
; The 16bit register number is used to build the appropriate MCR/MRC instruction.
;
;
;name		type	addr		size
;-------------------------------------------
;
;
; CP15 Registers
;
mainid		CP15    0x0000          32      ;ID code
cachetype   	CP15    0x2000          32      ;Cache type
tcmstatus       CP15    0x4000          32      ;TCM status
mputype         CP15    0x8000          32      ;MPU type
multipid        CP15    0xa000          32      ;Multiprocessor ID
;
procfeature0    CP15    0x0100          32      ;Processor Feature 0
procfeature1    CP15    0x2100          32      ;Processor Feature 1
dbgfeature0     CP15    0x4100          32      ;Debug Feature 0
auxfeature0     CP15    0x6100          32      ;Auxiliary Feature 0
memfeature0     CP15    0x8100          32      ;Memory Model Feature 0
memfeature1     CP15    0xa100          32      ;Memory Model Feature 1
memfeature2     CP15    0xc100          32      ;Memory Model Feature 2
memfeature3     CP15    0xe100          32      ;Memory Model Feature 3
;
instrattr0      CP15    0x0200          32      ;Instruction Set Attribute 0
instrattr1      CP15    0x2200          32      ;Instruction Set Attribute 1
instrattr2      CP15    0x4200          32      ;Instruction Set Attribute 2
instrattr3      CP15    0x6200          32      ;Instruction Set Attribute 3
instrattr4      CP15    0x8200          32      ;Instruction Set Attribute 4
instrattr5      CP15    0xa200          32      ;Instruction Set Attribute 5
;
control         CP15    0x0001          32      ;Control
auxcontrol     	CP15    0x2001          32      ;Auxiliary Control
cpaccess   	CP15    0x4001          32      ;Coprocessor Access
;
dfsr     	CP15    0x0005          32      ;Data Fault Status
ifsr     	CP15    0x2005          32      ;Inst Fault Status
dauxfsr     	CP15    0x0105          32      ;Data Auxiliary Fault Status
iaucfsr     	CP15    0x2105          32      ;Inst Auxiliary Fault Status
;
dfar     	CP15    0x0006          32      ;Data Fault Address
ifar     	CP15    0x4006          32      ;Inst Fault Address
;
mpubase     	CP15    0x0106          32      ;MPU Region Base Address
mpusize     	CP15    0x4106          32      ;MPU Region Size and Enable
mpuaccess   	CP15    0x8106          32      ;MPU Region Acces Control
mpunumber   	CP15    0x0206          32      ;MPU Region Number
;
fcsepid        	CP15    0x000d          32      ;Process ID
context        	CP15    0x200d          32      ;Context ID
;
;
; DAP APB Registers
;
didr            APB     0x80001000
dscr            APB     0x80001088
prcr            APB     0x80001310
prsr            APB     0x80001314
authstatus      APB     0x80001fb8
devid           APB     0x80001fc8
devtype         APB     0x80001fcc
;
bvr0            APB     0x80001100
bvr1            APB     0x80001104
;
;